

FEATURES

2 A maximum output current Low input voltage supply range VIN = 1.10 V to 1.98 V, no external bias supply required Fixed output voltage range: VOUT FIXED = 0.9 V to 1.5 V Adjustable output voltage range: V_{OUT} ADJ = 0.5 V to 1.5 V **Ultralow noise: 2 μV rms, 100 Hz to 100 kHz Noise spectral density 4 nV/√Hz at 10 kHz 3 nV/√Hz at 100 kHz Low dropout voltage: 62 mV typical at 2 A load Operating supply current: 4.5 mA typical at no load ±1.5% fixed output voltage accuracy over line, load, and temperature Excellent power supply rejection ratio (PSRR) performance 62 dB typical at 10 kHz at 2 A load 46 dB typical at 100 kHz at 2 A load Excellent load/line transient response Soft start to reduce inrush current Optimized for small 10 μF ceramic capacitors Current-limit and thermal overload protection Power-good indicator**

Precision enable

16-lead, 3 mm × 3 mm LFCSP package

APPLICATIONS

Regulation to noise sensitive applications such as radio frequency (RF) transceivers, analog-to-digital converter (ADC) and digital-to-analog converter (DAC) circuits, phase-locked loops (PLLs), voltage controlled oscillators (VCOs) and clocking integrated circuits

Field-programmable gate array (FPGA) and digital signal processor (DSP) supplies Medical and healthcare

Industrial and instrumentation

GENERAL DESCRIPTION

Th[e ADP1762](http://www.analog.com/ADP1762?doc=ADP1762.pdf) is a low noise, low dropout (LDO) linear regulator. It is designed to operate from a single input supply with an input voltage as low as 1.10 V, without the requirement of an external bias supply, to increase efficiency and provide up to 2 A of output current.

The low 62 mV typical dropout voltage at a 2 A load allows the [ADP1762 t](http://www.analog.com/ADP1762?doc=ADP1762.pdf)o operate with a small headroom while maintaining regulation and providing better efficiency.

Rev. C Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

2 A, Low V_{IN}, Low Noise, CMOS Linear Regulator

Data Sheet **[ADP1762](https://www.analog.com/ADP1762?doc=ADP1762.pdf)**

TYPICAL APPLICATION CIRCUITS

Figure 2. Adjustable Output Operation

Table 1. Related Devices

The [ADP1762 i](http://www.analog.com/ADP1762?doc=ADP1762.pdf)s optimized for stable operation with small 10 μ F ceramic output capacitors. The [ADP1762 d](http://www.analog.com/ADP1762?doc=ADP1762.pdf)elivers optimal transient performance with minimal board area.

The [ADP1762](http://www.analog.com/ADP1762?doc=ADP1762.pdf) is available in fixed output voltages ranging from 0.9 V to 1.5 V. The output of the adjustable output model can be set from 0.5 V to 1.5 V through an external resistor connected between VADJ and ground.

Th[e ADP1762](http://www.analog.com/ADP1762?doc=ADP1762.pdf) has an externally programmable soft start time by connecting a capacitor to the SS pin. Short-circuit and thermal overload protection circuits prevent damage in adverse conditions. The [ADP1762 i](http://www.analog.com/ADP1762?doc=ADP1762.pdf)s available in a small 16-lead LFCSP package for the smallest footprint solution to meet a variety of applications.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. ©2016-2020 Analog Devices, Inc. All rights reserved. **[Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com**

TABLE OF CONTENTS

REVISION HISTORY

9/2016—Rev. 0 to Rev. A

4/2016—Revision 0: Initial Version

SPECIFICATIONS

 $V_{IN} = V_{OUT} + 0.2 V$ or $V_{IN} = 1.1 V$, whichever is greater, $I_{LOAD} = 10$ mA, $C_{IN} = 10 \mu$ F, $C_{OUT} = 10 \mu$ F, $C_{REF} = 1 \mu$ F, $C_{REG} = 1 \mu$ F, $T_A = 25°C$, Minimum and maximum limits at T_J = −40°C to +125°C, unless otherwise noted.

¹ Guaranteed by design and characterization; not production tested.

2 Based on an endpoint calculation using 10 mA and 2 A loads.

 3 Dropout voltage is defined as the input to output voltage differential when the input voltage is set to the nominal output voltage, which applies only for output $\,$ voltages above 1.1 V.

4 Start-up time is defined as the time from the rising edge of EN to VOUT being at 90% of the nominal value.

 5 Current-limit threshold is defined as the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a 1.0 V output voltage is defined as the current that causes the output voltage to drop to 90% of 1.0 V, or 0.9 V.

INPUT AND OUTPUT CAPACITOR: RECOMMENDED SPECIFICATIONS

1 The minimum input and output capacitance must be >7.0 μF over the full range of the operating conditions. Consider the full range of the operating conditions in the application during device selection to ensure that the minimum capacitance specification is met. X7R and X5R type capacitors are recommended. Y5V and Z5U capacitors are not recommended for use with any LDO.

ABSOLUTE MAXIMUM RATINGS

Table 4.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL DATA

Absolute maximum ratings apply individually only, not in combination. Th[e ADP1762](http://www.analog.com/ADP1762?doc=ADP1762.pdf) can be damaged when the junction temperature limits are exceeded. The use of appropriate thermal management techniques is recommended to ensure that the maximum junction temperature does not exceed the limits shown i[n Table 4.](#page-4-5)

Use the following equation to calculate the junction temperature (T_J) from the board temperature (T_{BoARD}) or package top temperature (T_{TOP})

```
T_I = T_{BOARD} + (P_D \times \Psi_{JB})
```

$$
T_J = T_{TOP} + (P_D \times \Psi_{JT})
$$

 Ψ_{JB} is the junction to board thermal characterization parameter and Ψ_{JT} is the junction to top thermal characterization parameter with units of °C/W.

 Ψ_{JB} of the package is based on modeling and calculation using a 4-layer board. JESD51-12, *Guidelines for Reporting and Using Electronic Package Thermal Information*, states that thermal characterization parameters are not the same as thermal resistances. Ψ_{IB} measures the component power flowing through multiple thermal paths rather than a single path as in thermal resistance, θ_{JB} . Therefore, Ψ_{JB} thermal paths include convection from the top of the package as well as radiation from the package, factors that make Ψ_{JB} more useful in realworld applications.

THERMAL RESISTANCE/PARAMETER

Values shown i[n Table 5](#page-4-6) are calculated in compliance with JEDEC standards for thermal reporting. θ_{JA} is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure. θ_{IC} is the junction to case thermal resistance. θ $_{IB}$ is the junction to board thermal resistance. Ψ $_{IB}$ is the junction to</sub></sub> board thermal characterization parameter. Ψ_{IT} is the junction to top thermal characterization parameter.

In applications where high maximum power dissipation exists, close attention to thermal board design is required. Thermal resistance/parameter values may vary, depending on the PCB material, layout, and environmental conditions.

Table 5. Thermal Resistance/Parameter

1 Thermal resistance/parameter simulated values are based on a JEDEC 2S2P thermal test board for Ψ_{JT} , Ψ_{JB} , θ_{JA} and θ_{JB} and a JEDEC 1S0P thermal test board for θ_{JC} with four thermal vias. See JEDEC JESD51-12.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 3. Pin Configuration

Table 6. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{\text{IN}} = 1.5$ V, $V_{\text{OUT}} = 1.3$ V, $T_A = 25$ °C, unless otherwise noted.

Figure 4. Output Voltage (Vout) vs. Junction Temperature

Figure 13. Ground Current vs. Input Voltage (in Dropout), $V_{OUT} = 1.3$ V

Figure 15. Load Transient Response, $C_{OUT} = 47 \mu F$, $V_{IN} = 1.7 V$, $V_{OUT} = 1.3 V$

Data Sheet **[ADP1762](https://www.analog.com/ADP1762?doc=ADP1762.pdf)**

1V/µs SLEW RATE VIN V_{OUT} 1 2 2922-116 12922-116 **CH1** 5.00mV \ CH2 500mV M2.00µs A CH2 $\sqrt{}$ 1.68V M2.00µs
□ 17.50%

Figure 16. Line Transient Response, Load Current = 2 A, V_{IN} = 1.5 V to 1.98 V Step, V_{OUT} = 1.3 V

Figure 18. Noise Spectral Density vs. Frequency for Various Output Voltages, $I_{LOAD} = 100 \, \text{mA}$

Figure 19. Power Supply Rejection Ratio (PSRR) vs. Frequency for Various VIN, $V_{OUT} = 0.9$ V, Load Current = 2 A

Figure 20. Power Supply Rejection Ratio (PSRR) vs. Frequency for Various V_{IN} , $V_{OUT} = 1.3$ V, Load Current = 2 A

Various V_{IN} , $V_{OUT} = 1.5$ V, Load Current = 2 A

[ADP1762](https://www.analog.com/ADP1762?doc=ADP1762.pdf) Data Sheet

12922-022

THEORY OF OPERATION

The [ADP1762](http://www.analog.com/ADP1762?doc=ADP1762.pdf) is an LDO, low noise linear regulator that uses an advanced proprietary architecture to achieve high efficiency regulation. It also provides high PSRR and excellent line and load transient response using a small 10μ F ceramic output capacitor. The device operates from a 1.10 V to 1.98 V input rail to provide up to 2 A of output current. Supply current in shutdown mode is 2 μA.

Figure 23. Functional Block Diagram, Fixed Output

Figure 24. Functional Block Diagram, Adjustable Output

Internally, th[e ADP1762](http://www.analog.com/ADP1762?doc=ADP1762.pdf) consists of a reference, an error amplifier, and a pass device. The output current is delivered via the pass device, which is controlled by the error amplifier, forming a negative feedback system that ideally drives the feedback voltage to equal the reference voltage. If the feedback voltage is lower than the reference voltage, the negative feedback drives more current, increasing the output voltage. If the feedback voltage is higher than the reference voltage, the negative feedback drives less current, decreasing the output voltage.

Th[e ADP1762](http://www.analog.com/ADP1762?doc=ADP1762.pdf) is available in output voltages ranging from 0.9 V to 1.5 V for a fixed output. Contact a local Analog Devices, Inc., sales representative for other fixed voltage options. The adjustable output option can be set from 0.5 V to 1.5 V.

The [ADP1762](http://www.analog.com/ADP1762?doc=ADP1762.pdf) uses the EN pin to enable and disable the VOUT pin under normal operating conditions. When EN is high, VOUT turns on. When EN is low, VOUT turns off. For automatic startup, tie EN to VIN.

SOFT START FUNCTION

For applications that require a controlled startup, th[e ADP1762](http://www.analog.com/ADP1762?doc=ADP1762.pdf) provides a programmable soft start function. The programmable soft start is useful for reducing inrush current upon startup and for providing voltage sequencing. To implement soft start, connect a small ceramic capacitor from SS to ground. At startup, a 10 μA current source charges this capacitor. The voltage at SS limits th[e ADP1762](http://www.analog.com/ADP1762?doc=ADP1762.pdf) start-up output voltage, providing a smooth ramp-up to the nominal output voltage. To calculate the startup time for the fixed output and adjustable output, use the following equations:

$$
t_{START-UP_FXED} = t_{DELAY} + V_{REF} \times (C_{SS}/I_{SS})
$$
 (1)

$$
t_{START-UP_ADJ} = t_{DELAY} + V_{ADJ} \times (C_{SS}/I_{SS})
$$
\nwhere:

\n(2)

tDELAY is a fixed delay of 100 μs.

VREF is a 0.5 V internal reference for the fixed output model option. *CSS* is the soft start capacitance from SS to GND.

 I_{SS} is the current sourced from SS (10 μ A).

 V_{ADJ} is the voltage at the VADJ pin equal to $R_{ADJ} \times I_{ADJ}$.

Figure 25. Fixed V_{OUT} Ramp-Up with External Soft Start Capacitor (V_{OUT, EN}) vs. Time **2.0**

Capacitor (V_{OUT, EN}) vs. Time

ADJUSTABLE OUTPUT VOLTAGE

The output voltage of th[e ADP1762](http://www.analog.com/ADP1762?doc=ADP1762.pdf) can be set over a 0.5 V to 1.5 V range. Connect a resistor (R_{ADJ}) from the VADJ pin to ground to set the output voltage. To calculate the output voltage, use the following equation:

$$
V_{OUT} = A_D \times (R_{ADJ} \times I_{ADJ})
$$
\n(3)

where:

AD is the gain factor with a typical value of 3.0 between the VADJ pin and VOUT pin.

IADJ is the 50.0 μA constant current out of the VADJ pin.

ENABLE FEATURE

The [ADP1762](http://www.analog.com/ADP1762?doc=ADP1762.pdf) uses the EN pin to enable and disable the VOUT pins under normal operating conditions. As shown i[n Figure 27,](#page-11-3) when a rising voltage on EN crosses the active threshold, VOUT turns on. When a falling voltage on EN crosses the inactive threshold, VOUT turns off.

Figure 27. Typical EN Pin Operation

As shown i[n Figure 28,](#page-11-4) the EN pin has hysteresis built in. This hysteresis prevents on/off oscillations that can occur due to noise on the EN pin as it passes through the threshold points.

Figure 28. Output Voltage vs. Typical EN Pin Voltage, Vout = 1.3 V

POWER-GOOD (PG) FEATURE

The [ADP1762](http://www.analog.com/ADP1762?doc=ADP1762.pdf) provides a power-good pin (PG) to indicate the status of the output. This open-drain output requires an external pull-up resistor that can be connected to V_{IN} or V_{OUT} . If the device is in shutdown mode, current-limit mode, or thermal shutdown, or if it falls below 90% of the nominal output voltage, PG immediately transitions low. During soft start, the rising threshold of the power-good signal is 95% of the nominal output voltage.

The open-drain output is held low when th[e ADP1762](http://www.analog.com/ADP1762?doc=ADP1762.pdf) has a sufficient input voltage to turn on the internal PG transistor. An optional soft start delay can be detected. The PG transistor is terminated via a pull-up resistor to V_{OUT} or V_{IN} .

Power-good accuracy is 92.5% of the nominal regulator output voltage when this voltage is rising, with a 95% trip point when this voltage is falling.

Regulator input voltage brownouts or glitches trigger a power no good if V_{OUT} falls below 92.5%.

Figure 30. Typical PG Behavior vs. V_{OUT} , V_{IN} Falling ($V_{OUT} = 1.3$ V)

12922-127

APPLICATIONS INFORMATION **CAPACITOR SELECTION**

Output Capacitor

The [ADP1762](http://www.analog.com/ADP1762?doc=ADP1762.pdf) is designed for operation with small, spacesaving ceramic capacitors, but it can function with most commonly used capacitors as long as care is taken with the effective series resistance (ESR) value. The ESR of the output capacitor affects the stability of the LDO control loop. A minimum of 10 μF capacitance with an ESR of 500 m Ω or less is recommended to ensure the stability of th[e ADP1762.](http://www.analog.com/ADP1762?doc=ADP1762.pdf) Transient response to changes in load current is also affected by output capacitance. Using a larger value of output capacitance improves the transient response of th[e ADP1762](http://www.analog.com/ADP1762?doc=ADP1762.pdf) to large changes in load current. [Figure 31 a](#page-12-2)nd [Figure 32 s](#page-12-3)how the transient responses for output capacitance values of 10 μF and 47 μF, respectively.

Input Bypass Capacitor

Connecting a 10 μF capacitor from the VIN pin to the GND pin to ground reduces the circuit sensitivity to the PCB layout, especially when long input traces or high source impedance are encountered. If output capacitance greater than 10 μF is required, it is recommended that the input capacitor be increased to match it.

Input and Output Capacitor Properties

Use any good quality ceramic capacitors with th[e ADP1762,](http://www.analog.com/ADP1762?doc=ADP1762.pdf) as long as they meet the minimum capacitance and maximum ESR requirements. Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior over temperature and applied voltage. Capacitors must have a dielectric adequate to ensure the minimum capacitance over the necessary temperature range and dc bias conditions. X5R or X7R dielectrics with a voltage rating of 6.3 V or 10 V are recommended. Y5V and Z5U dielectrics are not recommended, due to poor temperature and dc bias characteristics.

[Figure 33 s](#page-12-4)hows the capacitance vs. bias voltage characteristics of an 0805 case, 10 μF, 10 V, X5R capacitor. The voltage stability of a capacitor is strongly influenced by the capacitor size and voltage rating. In general, a capacitor in a larger package or with a higher voltage rating exhibits better stability. The temperature variation of the X5R dielectric is about ±15% over the −40°C to +85°C temperature range and is not a function of package size or voltage rating.

Use Equation 4 to determine the worst case capacitance, accounting for capacitor variation over temperature, component tolerance, and voltage.

$$
C_{EFF} = C_{OUT} \times (1 - tempco) \times (1 - TOL)
$$
 (4)

where:

C*EFF* is the effective capacitance at the operating voltage. C_{OUT} is the output capacitor.

Tempco is the worst case capacitor temperature coefficient. *TOL* is the worst case component tolerance.

In this example, the worst case temperature coefficient (tempco) over −40°C to +85°C is assumed to be 15% for an X5R dielectric. The tolerance of the capacitor (TOL) is assumed to be 10%, and $\text{C}_{\text{OUT}} = 10 \mu\text{F}$ at 1.0 V, as shown i[n Figure 33.](#page-12-4)

Substituting these values in Equation 4 yields

$$
C_{\text{EFF}} = 10~\mu F \times (1-0.15) \times (1-0.1) = 7.65~\mu F
$$

Therefore, the capacitor chosen in this example meets the minimum capacitance requirement of the LDO over temperature and tolerance at the chosen output voltage.

To guarantee the performance of th[e ADP1762,](http://www.analog.com/ADP1762?doc=ADP1762.pdf) it is imperative that the effects of dc bias, temperature, and tolerances on the behavior of the capacitors be evaluated for each application.

UNDERVOLTAGE LOCKOUT

The [ADP1762](http://www.analog.com/ADP1762?doc=ADP1762.pdf) has an internal undervoltage lockout circuit that disables all inputs and the output when the input voltage is less than approximately 1.06 V. The UVLO ensures that th[e ADP1762](http://www.analog.com/ADP1762?doc=ADP1762.pdf) inputs and the output behave in a predictable manner during power-up.

CURRENT-LIMIT AND THERMAL OVERLOAD PROTECTION

Th[e ADP1762](http://www.analog.com/ADP1762?doc=ADP1762.pdf) is protected against damage due to excessive power dissipation by current-limit and thermal overload protection circuits. Th[e ADP1762](http://www.analog.com/ADP1762?doc=ADP1762.pdf) is designed to reach the current limit when the output load reaches 3 A (typical). When the output load exceeds 3 A, the output voltage is reduced to maintain a constant current limit.

Thermal overload protection is included, which limits the junction temperature to a maximum of 150°C (typical). Under extreme conditions (that is, high ambient temperature and power dissipation) when the junction temperature begins to rise above 150°C, the output is turned off, reducing the output current to zero. When the junction temperature drops below 135°C (typical), the output is turned on again, and the output current is restored to the nominal value.

Consider the case where a hard short from VOUT to ground occurs. At first, th[e ADP1762](http://www.analog.com/ADP1762?doc=ADP1762.pdf) reaches the current limit so that only 3 A is conducted into the short circuit. If self heating of the junction becomes great enough to cause the temperature to rise above 150°C, thermal shutdown activates, turning off the output and reducing the output current to zero. As the junction temperature cools and drops below 135°C, the output turns on and conducts 3 A into the short circuit, again causing the junction temperature to rise above 150°C. This thermal oscillation between 135°C and 150°C causes a current oscillation between 3 A and 0 A that continues as long as the short circuit remains at the output.

Current-limit and thermal overload protections are intended to protect the device against accidental overload conditions. For reliable operation, limit the device power externally so that junction temperatures do not exceed 125°C.

THERMAL CONSIDERATIONS

To guarantee reliable operation, the junction temperature of the [ADP1762 m](http://www.analog.com/ADP1762?doc=ADP1762.pdf)ust not exceed 125°C. To ensure that the junction temperature stays below this maximum value, the user needs to be aware of the parameters that contribute to junction temperature changes. These parameters include ambient temperature, power dissipation in the power device, and thermal resistance between the junction and ambient air (θ_{IA}) . The θ_{JA} value is dependent on the package assembly compounds used and the amount of copper to which the GND pin and the exposed pad (EPAD) of the package are soldered on the PCB. [Table 7](#page-13-3) shows typical θ_{IA} values for the 16-lead LFCSP for various PCB copper sizes[. Table 8](#page-13-4) shows typical Ψ_{IB} values for the 16-lead LFCSP.

Table 7. Typical θ_Μ Values

Table 8. Typical ΨJB Values

To calculate the junction temperature of the [ADP1762,](http://www.analog.com/ADP1762?doc=ADP1762.pdf) use the following equation:

$$
T_J = T_A + (P_D \times \theta_{JA})
$$
\n⁽⁵⁾

where:

TA is the ambient temperature.

 P_D is the power dissipation in the die, given by

$$
P_D = ((V_{IN} - V_{OUT}) \times I_{LOAD}) + (V_{IN} \times I_{GND})
$$
\n
$$
(6)
$$

where:

VIN and *VOUT* are the input and output voltages, respectively. *ILOAD* is the load current.

I_{GND} is the ground current.

As shown in Equation 6, for a given ambient temperature and computed power dissipation, a minimum copper size requirement exists for the PCB to ensure that the junction temperature does not rise above 125°C.

Data Sheet **[ADP1762](https://www.analog.com/ADP1762?doc=ADP1762.pdf)**

[Figure 34](#page-14-0) throug[h Figure 39](#page-14-1) show the junction temperature

In cases where the board temperature is known, the thermal characterization parameter (Ψ_{JB}) can be used to estimate the junction temperature rise. The maximum junction temperature (T_J) is calculated from the board temperature (T_B) and power dissipation (P_D) using the following formula:

$$
T_J = T_B + (P_D \times \Psi_{JB}) \tag{7}
$$

[Figure 40](#page-15-0) throug[h Figure 43](#page-15-1) show the junction temperature calculations for the different board temperatures, load currents, V_{IN} to V_{OUT} differentials, and areas of PCB copper.

PCB LAYOUT CONSIDERATIONS

Heat dissipation from the package can be improved by increasing the amount of copper attached to the pins of th[e ADP1762.](http://www.analog.com/ADP1762?doc=ADP1762.pdf) However, as shown i[n Table 8](#page-13-4), a point of diminishing returns is eventually reached, beyond which an increase in the copper size does not yield significant heat dissipation benefits.

Use the following recommendations when designing PCBs:

- Place the input capacitor as close as possible to the VIN and GND pins.
- Place the output capacitor as close as possible to the VOUT and GND pins.
- Place the soft start capacitor (C_{ss}) as close as possible to the SS pin.
- \bullet Place the reference capacitor (C_{REF}) and regulator capacitor (CREG) as close as possible to the REFCAP pin and the VREG pin, respectively.
- Connect the load as close as possible to the VOUT and SENSE pins.

Use of 0603 or 0805 size capacitors and resistors achieves the smallest possible footprint solution on boards where area is limited.

Figure 44. Evaluation Board

Figure 45. Typical Board Layout, Top Side

Figure 46. Typical Board Layout, Bottom Side

12922-045

12922-044

OUTLINE DIMENSIONS

COMPLIANT TOJEDEC STANDARDS MO-220-WEED-6

Figure 47. 16-Lead Lead Frame Chip Scale Package [LFCSP] 3 mm × 3 mm Body and 0.75 mm Package Height (CP-16-22) Dimensions shown in millimeters

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

² For additional options, contact a local Analog Devices sales or distribution representative. Additional voltage output options available include the following: 0.5 V, 0.55 V, 0.6 V, 0.65 V, 0.7 V, 0.75 V, 0.8 V, 0.85 V, 1.05 V, 1.15 V, 1.35 V, 1.4 V, or 1.45 V.

www.analog.com

08-24-2018-E

 $-2018 - E$ $18 - 24$

ООО "ЛайфЭлектроникс" "LifeElectronics" LLC

ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 30101810900000000703 БИК 044030703

 Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

 Мы предлагаем:

- *Конкурентоспособные цены и скидки постоянным клиентам.*
- *Специальные условия для постоянных клиентов.*
- *Подбор аналогов.*
- *Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.*
- *Приемлемые сроки поставки, возможна ускоренная поставка.*
- *Доставку товара в любую точку России и стран СНГ.*
- *Комплексную поставку.*
- *Работу по проектам и поставку образцов.*
- *Формирование склада под заказчика.*
- *Сертификаты соответствия на поставляемую продукцию (по желанию клиента).*
- *Тестирование поставляемой продукции.*
- *Поставку компонентов, требующих военную и космическую приемку.*
- *Входной контроль качества.*
- *Наличие сертификата ISO.*

 В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- *Регистрацию проекта у производителя компонентов.*
- *Техническую поддержку проекта.*
- *Защиту от снятия компонента с производства.*
- *Оценку стоимости проекта по компонентам.*
- *Изготовление тестовой платы монтаж и пусконаладочные работы.*

 Tел: +7 (812) 336 43 04 (многоканальный) Email: org@lifeelectronics.ru

www[.lifeelectronics.ru](http://lifeelectronics.ru/)