

WM8912

Ultra Low Power DAC with Headphone Driver for Portable Audio Applications

DESCRIPTION

The WM8912 is a high performance ultra-low power stereo DAC optimised for portable audio applications.

The device features stereo ground-referenced headphone amplifiers using the Wolfson 'Class-W' amplifier techniques incorporating an innovative dual-mode charge pump architecture - to optimise efficiency and power consumption during playback. The ground-referenced outputs eliminate headphone coupling capacitors. The outputs include common mode feedback paths to reject ground noise.

Control sequences for audio path setup can be pre-loaded and executed by an integrated control write sequencer to reduce software driver development and minimise pops and clicks via Wolfson's SilentSwitch™ technology.

A dynamic range controller provides compression and level control to support a wide range of portable recording applications. Anti-clip and quick release features offer good performance in the presence of loud impulsive noises. ReTune[™] Mobile 5-band parametric equaliser with fully programmable coefficients is integrated for optimization of speaker characteristics.

Common audio sampling frequencies are supported from a wide range of external clocks, either directly or generated using the integrated FLL.

The WM8912 can operate directly from a single 1.8V switched supply. For optimal power consumption, the digital core can be operated from a 1.0V supply.

FEATURES

- 3.8mW quiescent power consumption for DAC to headphone playback
- DAC SNR 96dB typical, THD -86dB typical
- Class W ground-referenced headphone driver
 - 28mW per channel into 30Ω at <1% THD
 - 32mW per channel into 15Ω at <1% THD
- Dynamic range controller
- ReTune[™] Mobile parametric equalizer
- Integrated control write sequencer for pop minimised startup and shutdown
- Single register write for default start-up and shutdown sequences
- On-chip FLL provides all necessary clocks
- DAC supports standard sample rates from 8kHz to 96kHz
- 32-pin QFN package (4x4mm, 0.4mm pitch)

APPLICATIONS

- Portable multimedia players
- Multimedia handsets
- Handheld gaming

BLOCK DIAGRAM






TABLE OF CONTENTS

DESCRIPTION	1
FEATURES	1
APPLICATIONS	1
BLOCK DIAGRAM	2
TABLE OF CONTENTS	
PIN CONFIGURATION	
ORDERING INFORMATION	-
PIN DESCRIPTION	
ABSOLUTE MAXIMUM RATINGS	
RECOMMENDED OPERATING CONDITIONS	00 0
ELECTRICAL CHARACTERISTICS	
COMMON TEST CONDITIONS	
FLL OTHER PARAMETERS	
POWER CONSUMPTION	
COMMON TEST CONDITIONS	
POWER CONSUMPTION MEASUREMENTS	LT
SIGNAL TIMING REQUIREMENTS	
COMMON TEST CONDITIONS	
MASTER CLOCK	
AUDIO INTERFACE TIMING	
MASTER MODE	
SLAVE MODE	
DIGITAL FILTER CHARACTERISTICS	
DAC FILTER RESPONSES	-
DE-EMPHASIS FILTER RESPONSES	
DEVICE DESCRIPTION	
INTRODUCTION	
DYNAMIC RANGE CONTROL (DRC)	
COMPRESSION/LIMITING CAPABILITIES	22
GAIN LIMITS	24
DYNAMIC CHARACTERISTICS	24
ANTI-CLIP CONTROL	
QUICK RELEASE CONTROL	
GAIN SMOOTHING	
INITIALISATION RETUNE [™] MOBILE PARAMETRIC EQUALIZER (EQ)	27 28
DEFAULT MODE (5-BAND PARAMETRIC EQ)	
RETUNE™ MOBILE MODE	
EQ FILTER CHARACTERISTICS	
DIGITAL MIXING	
DAC INTERFACE ROUTING AND CONTROL	
DAC INTERFACE VOLUME BOOST	31



PD, Rev 4.1, February 2013

DIGITAL-TO-ANALOGUE CONVERTER (DAC)	
DAC DIGITAL VOLUME CONTROL	
DAC SOFT MUTE AND SOFT UN-MUTE	
DAC MONO MIX	
DAC DE-EMPHASIS	
DAC SLOPING STOPBAND FILTER	
DAC OVERSAMPLING RATIO (OSR)	
OUTPUT SIGNAL PATH	
OUTPUT SIGNAL PATHS ENABLE	
HEADPHONE / LINE OUTPUT SIGNAL PATHS ENABLE	
OUTPUT VOLUME CONTROL	
ANALOGUE OUTPUTS	
HEADPHONE OUTPUTS – HPOUTL AND HPOUTR	
LINE OUTPUTS – LINEOUTL AND LINEOUTR	
EXTERNAL COMPONENTS FOR GROUND REFERENCED OUTPUTS	
REFERENCE VOLTAGES AND MASTER BIAS	
CHARGE PUMP	
DC SERVO	-
DC SERVO ENABLE AND START-UP	
DC SERVO ACTIVE MODES	
DC SERVO READBACK	
DIGITAL AUDIO INTERFACE	
MASTER AND SLAVE MODE OPERATION	
OPERATION WITH TDM	
BCLK FREQUENCY	
AUDIO DATA FORMATS (NORMAL MODE)	
AUDIO DATA FORMATS (TDM MODE)	
DIGITAL AUDIO INTERFACE CONTROL	
AUDIO INTERFACE OUTPUT TRI-STATE	
BCLK AND LRCLK CONTROL	
COMPANDING	
DIGITAL PULL-UP AND PULL-DOWN	
SYSCLK CONTROL	
TOCLK CONTROL DAC OPERATION AT 88.2K / 96K	
FREQUENCY LOCKED LOOP (FLL)	
FREE-RUNNING FLL CLOCK	
EXAMPLE FLL CALCULATION	
GPIO OUTPUTS FROM FLL	
EXAMPLE FLL SETTINGS	
GENERAL PURPOSE INPUT/OUTPUT (GPIO)	
IRQ/GPI01	
BCLK/GPI01	
INTERRUPTS	
CONTROL INTERFACE	_
CONTROL WRITE SEQUENCER	
PROGRAMMING A SEQUENCE	
DEFAULT SEQUENCES	




PD, Rev 4.1, February 2013

START-UP SEQUENCE	
SHUTDOWN SEQUENCE	88
POWER-ON RESET	90
QUICK START-UP AND SHUTDOWN	91
QUICK START-UP (DEFAULT SEQUENCE)	
FAST START-UP FROM STANDBY	
QUICK SHUTDOWN (DEFAULT SEQUENCE)	
SOFTWARE RESET AND CHIP ID	93
REGISTER MAP	
REGISTER BITS BY ADDRESS	
APPLICATIONS INFORMATION	126
RECOMMENDED EXTERNAL COMPONENTS	126
PACKAGE DIMENSIONS	127
IMPORTANT NOTICE	128
ADDRESS	
REVISION HISTORY	129



PIN CONFIGURATION

The WM8912 is supplied in a 32-pin QFN package.



ORDERING INFORMATION

DEVICE	TEMPERATURE RANGE	PACKAGE	MOISTURE SENSITIVITY LEVEL	PEAK SOLDERING TEMPERATURE
WM8912CGEFL/V	-40°C to +85°C	32-lead QFN	MSL3	260°C
		(4x4x0.4mm, lead-free)		
WM8912CGEFL/RV	-40°C to +85°C	32-lead QFN	MSL3	260°C
		(4x4x0.4mm, lead-free, tape and reel)		

Note:

Reel quantity = 3,500



PIN DESCRIPTION

NAME	QFN-32	TYPE	DESCRIPTION
IRQ/GPI01	1	Digital Input / Output	GPIO1 / Interrupt
SCLK	2	Digital Input	Control interface clock input
SDA	3	Digital Input / Output	Control interface data input / output
DBVDD	4	Supply	Digital buffer supply (powers audio interface and control interface)
DGND	5	Supply	Digital ground (return path for DCVDD and DBVDD)
DCVDD	6	Supply	Digital core supply
CPVDD	7	Supply	Charge pump power supply
CPCA	8	Analogue Input	Charge pump flyback capacitor pin
CPGND	9	Supply	Charge pump ground
CPCB	10	Analogue Input	Charge pump flyback capacitor pin
CPVOUTP	11	Analogue Output	Charge pump positive supply decoupling (powers HPOUTL/R, LINEOUTL/R)
CPVOUTN	12	Analogue Output	Charge pump negative supply decoupling (powers HPOUTL/R, LINEOUTL/R)
HPOUTL	13	Analogue Output	Left headphone output (line or headphone output)
HPOUTFB	14	Analogue Output	Headphone output ground loop noise rejection feedback
HPOUTR	15	Analogue Output	Right headphone output (line or headphone output)
LINEOUTL	16	Analogue Output	Left line output 1 (line output)
LINEOUTFB	17	Analogue Output	Line output ground loop noise rejection feedback
LINEOUTR	18	Analogue Output	Right line output 1 (line output)
DNC	19	n/a	Do Not Connect
DNC	20	n/a	Do Not Connect
VMIDC	21	Analogue Output	Midrail voltage decoupling capacitor
AGND	22	Supply	Analogue power return
AVDD	23	Supply	Analogue power supply
DNC	24	n/a	Do Not Connect
DNC	25	n/a	Do Not Connect
DNC	26	n/a	Do Not Connect
DNC	27	n/a	Do Not Connect
MCLK	28	Digital Input	Master clock for DAC
BCLK/GPIO4	29	Digital Input / Output	Audio interface bit clock / GPIO4
LRCLK	30	Digital Input / Output	Audio interface left / right clock
DNC	31	n/a	Do Not Connect
DACDAT	32	Digital Input	DAC digital audio data
GND_PADDLE	33		Die Paddle

Note:

It is recommended that the QFN ground paddle is connected to analogue ground on the application PCB.



ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

Wolfson tests its package types according to IPC/JEDEC J-STD-020 for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:

MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag.

MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

The Moisture Sensitivity Level for each package type is specified in Ordering Information.

CONDITION	MIN	MAX
AVDD, DCVDD	-0.3V	+2.5V
DBVDD,	-0.3V	+4.5V
CPVDD	-0.3V	+2.2V
HPOUTL, HPOUTR, LINEOUTL, LINEOUTR	(CPVDD + 0.3V) * -1	CPVDD + 0.3V
Voltage range digital inputs	DGND -0.3V	DBVDD +0.3V
Voltage range analogue inputs	AGND -0.3V	AVDD +0.3V
Temperature range, T _A	-40°C	+85°C
Storage temperature after soldering	-65°C	+150°C

Notes:

- 1. Analogue and digital grounds must always be within 0.3V of each other.
- 2. All digital and analogue supplies are completely independent from each other; there is no restriction on power supply sequencing.
- 3. HPOUTL, HPOUTR, LINEOUTL, LINEOUTR are outputs, and should not normally become connected to DC levels. However, if the limits above are exceeded, then damage to the WM8912 may occur.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT
Digital supply range (Core)	DCVDD	0.95	1.0	1.98	V
Digital supply range (Buffer)	DBVDD	1.42	1.8	3.6	V
Analogue supplies range	AVDD	1.71	1.8	2.0	V
Charge pump supply range	CPVDD	1.71	1.8	2.0	V
Ground	DGND, AGND, CPGND		0		V
Operating Temperature (ambient)	T _A	-40	+25	+85	°C



ELECTRICAL CHARACTERISTICS

TERMINOLOGY

- Signal-to-Noise Ratio (dB) SNR is the difference in level between a full scale output signal and the device output noise with no signal applied, measured over a bandwidth of 20Hz to 20kHz. This ratio is also called idle channel noise. (No Auto-zero or Automute function is employed).
- Total Harmonic Distortion (dB) THD is the difference in level between a 1kHz full scale sinewave output signal and the first seven harmonics of the output signal. The amplitude of the fundamental frequency of the output signal is compared to the RMS value of the next seven harmonics and expressed as a ratio.
- 3. Total Harmonic Distortion + Noise (dB) THD+N is the difference in level between a 1kHz full scale sine wave output signal and all noise and distortion products in the audio band. The amplitude of the fundamental reference frequency of the output signal is compared to the RMS value of all other noise and distortion products and expressed as a ratio.
- 4. Channel Separation (dB) is a measure of the coupling between left and right channels. A full scale signal is applied to the left channel only, the right channel amplitude is measured. Then a full scale signal is applied to the right channel only and the left channel amplitude is measured. The worst case channel separation is quoted as a ratio.
- 5. Channel Level Matching (dB) measures the difference in gain between the left and the right channels.
- 6. Power Supply Rejection Ratio (dB) PSRR is a measure of ripple attenuation between the power supply pin and an output path. With the signal path idle, a small signal sine wave is summed onto the power supply rail, The amplitude of the sine wave is measured at the output port and expressed as a ratio.
- 7. All performance measurements carried out with 20kHz AES17 low pass filter for distortion measurements, and an A-weighted filter for noise measurement. Failure to use such a filter will result in higher THD and lower SNR and Dynamic Range readings than are found in the Electrical Characteristics. The low pass filter removes out of band noise; although it is not audible it may affect dynamic specification values.

COMMON TEST CONDITIONS

Unless otherwise stated, the following test conditions apply throughout the following sections:

- DCVDD = 1.0V
- DBVDD = 1.8V
- AVDD = CPVDD =1.8V
- Ambient temperature = +25°C
- Audio signal: 1kHz sine wave, sampled at 48kHz with 24-bit data resolution
- SYSCLK_SRC = 0 (system clock comes direct from MCLK, not from FLL).

Additional, specific test conditions are given within the relevant sections below.



OUTPUT SIGNAL PATH

Test conditions: HPOUTL_VOL = HPOU	$JIR_VOL = 111001$	D (UOB)		-	-	
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output Power (per Channel)	Po	1% THD		28		mW
		R_{Load} = 30 Ω		0.92		Vrms
				-0.76		dBV
		1% THD		32		mW
		R_{Load} = 15 Ω		0.69		Vrms
				-3.19		dBV
DC Offset		DC servo enabled, calibration complete.	-1.5		+1.5	mV
Signal to Noise Ratio	SNR	A-weighted	90	96		dB
Total Harmonic Distortion + Noise	THD+N	R _L =30Ω; P₀=2mW		-91		
		R _L =30Ω; P₀=20mW		-84		
		R _L =15Ω; P₀=2mW		-87	-80	dB
		R _L =15Ω; P₀=20mW		-85		
Channel Separation		1kHz signal, 0dBFS		100		15
		10kHz signal, 0dBFS		90		dB
Channel Level Matching		1kHz signal, 0dBFS		+/-1		dB
Power Supply Rejection Ratio	PSRR	217Hz, 100mVpk-pk		75		JD
		1kHz, 100mV pk-pk		70		dB

Stereo Playback to Line-out - DAC input to	LINEOUTL+LIN	NEOUTR pins with 10k Ω / 50	0pF load			
Test conditions: LINEOUTL_VOL = LINEO	UTR_VOL = 11 ²	1001b (0dB)				
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Full Scale Output Signal Level		DAC 0dBFS output at		1.0		Vrms
		0dB volume		0		dBV
				2.83		Vpk-pk
DC offset		DC servo enabled.	-1.5		+1.5	mV
		Calibration complete.				
Signal to Noise Ratio	SNR	A-weighted	90	96		dB
Total Harmonic Distortion + Noise	THD+N	10kΩ load		-85	-70	dB
Channel Separation		1kHz signal, 0dBFS		100		
		10kHz signal, 0dBFS		90		dB
Channel Level Matching		1kHz signal, 0dBFS		+/-1		dB
Power Supply Rejection Ratio	PSRR	217Hz, 100mVpk-pk		62		dD
		1kHz, 100mV pk-pk		62		dB

Output PGAs (HP, LINE)					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Minimum PGA gain setting			-57		dB
Maximum PGA gain setting			6		dB
PGA Gain Step Size			1		dB
PGA gain accuracy	+6dB to -40dB	-1.5		+1.5	dB
PGA gain accuracy	-40dB to -57dB	-1		+1	dB
Mute attenuation	HPOUTL/R		85		dB
	LINEOUTL/R		85		dB



CHARGE PUMP

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Start-up Time			260		μS
CPCA	Normal mode		CPVDD		V
	Low power mode		CPVDD/2		V
СРСВ	Normal mode		-CPVDD		V
	Low power mode		-CPVDD/2		V
External component requirements					
To achieve specified headphone output power	r and performance				
Flyback Capacitor	at 2V	1	2.2		μF
(between CPCA and CPCB)					
CPVOUTN Capacitor	at 2V	2	2.2		μF
CPVOUTP Capacitor	at 2V	2	2.2		μF

FLL

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input Frequency	F _{REF}	FLL_CLK_REF_DIV = 00	0.032		13.5	MHz
		FLL_CLK_REF_DIV = 01	0.064		27	MHz
Lock time				2		ms
Free-running mode start-up time		VMID enabled		100		μS
Free-running mode frequency accuracy		Reference supplied initially		+/-10		%
		No reference provided		+/-30		%

OTHER PARAMETERS

VMID Reference					
PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Midrail Reference Voltage (VMID pin)		-3%	AVDD/2	+3%	V
Charge up time (from fully discharged to +5% or -10% of VMID)	External capacitor 4.7µF		890		μS

Digital Inputs / Outputs						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Input HIGH Level	V _{IH}		0.7×DBVDD			V
Input LOW Level	VIL				0.3×DBVDD	V
Output HIGH Level	V _{OH}	I _{он} = +1mA	0.9×DBVDD			V
Output LOW Level	V _{OL}	I _{OL} = -1mA			0.1×DBVDD	V



POWER CONSUMPTION

The WM8912 power consumption is dependent on many parameters. Most significantly, it depends on supply voltages, sample rates, mode of operation, and output loading.

The power consumption on each supply rail varies approximately with the square of the voltage. Power consumption is greater at fast sample rates than at slower ones. When the digital audio interface is operating in Master mode, the DBVDD current is significantly greater than in Slave mode. (Note also that power savings can be made by using MCLK as the BCLK source in Slave mode.) The output load conditions (impedance, capacitance and inductance) can also impact significantly on the device power consumption.

COMMON TEST CONDITIONS

Unless otherwise stated, the following test conditions apply throughout the following sections:

- Ambient temperature = +25°C
- Audio signal = quiescent (zero amplitude)
- Sample rate = 48kHz
- MCLK = 12.288MHz
- Audio interface mode = Slave (LRCLK_DIR=0, BCLK_DIR=0)
- SYSCLK_SRC = 0 (system clock comes direct from MCLK, not from FLL)

Additional, variant test conditions are quoted within the relevant sections below. Where applicable, power dissipated in the headphone or line loads is included.



POWER CONSUMPTION MEASUREMENTS

Stereo Playback to Headphones	- DAC input to HPOUTL+HPOUTR pins with 30Ω load.

Test conditions:

VMID_RES = 01 (for normal operation)

CP DYN PWR = 1 (Class-W, Charge pump controlled by real-time audio level)

Variant test conditions	AV	'DD	DC	VDD	DB	VDD	CP	VDD	TOTAL
	v	mA	v	mA	v	mA	v	mA	mW
48kHz sample rate	1.80	1.69	1.00	0.76	1.80	0.00	1.80	0.31	4.38
8kHz sample rate	1.80	1.69	1.00	0.18	1.80	0.00	1.80	0.31	3.80
48kHz, Po = 0.1mW/channel 1kHz sine wave 0dBFS HPOUT_VOL= -25dB DAC_VOL= 0dB	1.80	1.71	1.00	0.77	1.80	0.00	1.80	1.99	7.45
48kHz, Po = 1mW/channel 1kHz sine wave 0dBFS HPOUT_VOL= -15dB DAC_VOL= 0dB	1.80	1.73	1.00	0.77	1.80	0.00	1.80	5.61	13.99
48kHz sample rate, Master mode, FLL enabled, MCLK input frequency = 13MHz	1.80	1.82	1.00	1.05	1.80	0.73	1.80	0.30	6.18
48kHz sample rate, Master mode, FLL enabled, MCLK input frequency = 32.768kHz	1.80	1.83	1.00	0.94	1.80	0.76	1.80	0.29	6.14

Stereo Playback to Line-out - DAC input to LINEOUTL+LINEOUTR or HPOUTL+HPOUTR pins with $10k\Omega$ / 50pF load Test conditions :

VMID_RES = 01 (for normal operation)

CP_DYN_PWR = 1 (Class-W, Charge pump controlled by real-time audio level)

Variant test conditions	AVDD		DCVDD		DBVDD		CPVDD		TOTAL
	v	mA	v	mA	v	mA	v	mA	mW
48kHz sample rate	1.8	1.67	1	0.76	1.8	0.00	1.8	0.36	4.43
8kHz sample rate	1.8	1.67	1	0.18	1.8	0.00	1.8	0.36	3.86
48kHz, Po = 0dBFS 1kHz sine wave	1.8	1.78	1	0.77	1.8	0.00	1.8	2.27	8.09

Note: DC servo calibration is retained in this state as long as DCVDD is supplied. This allows fast, pop suppressed start-up from the off state.

Variant test conditions	AVDD		DCVDD		DBVDD		CPVDD		TOTAL
	v	mA	v	mA	v	mA	v	mA	mW
Off (default settings)	1.8	0.01	1	0.00	1.8	0.00	1.8	0.01	0.04
No Clocks applied									
Off (default settings)	1.8	0.01	1	0.02	1.8	0.00	1.8	0.01	0.06
DACDAT, MCLK, BCLK, and LRCLK applied									



SIGNAL TIMING REQUIREMENTS

COMMON TEST CONDITIONS

Unless otherwise stated, the following test conditions apply throughout the following sections:

- Ambient temperature = +25°C
- DCVDD = 1.0V
- DBVDD = AVDD = CPVDD = 1.8V
- DGND = AGND = CPGND = 0V

Additional, specific test conditions are given within the relevant sections below.

MASTER CLOCK





Figure 1 Master Clock Timing


Master Clock Timing						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MCLK cycle time	T _{MCLKY}	MCLK_DIV=1	40			ns
		MCLK_DIV=0	80			ns
MCLK duty cycle	T _{MCLKDS}		60:40		40:60	



AUDIO INTERFACE TIMING







Test Conditions

DCVDD = 1.0V, AVDD = DBVDD = CPVDD = 1.8V, DGND=AGND=CPGND =0V, T_A = +25°C, Master Mode, fs=48kHz, MCLK=256fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Audio Interface Timing - Master Mode					
LRCLK propagation delay from BCLK falling edge	t _{DL}			20	ns
DACDAT setup time to BCLK rising edge	t _{DST}	20			ns
DACDAT hold time from BCLK rising edge	t _{DHT}	10			ns



SLAVE MODE




Figure 3 Audio Interface Timing – Slave Mode

Test Conditions

DCVDD = 1.0V, AVDD = DBVDD = CPVDD = 1.8V, DGND=AGND=CPGND =0V, T_A = +25°C, Slave Mode, fs=48kHz, MCLK=256fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Audio Interface Timing - Slave Mode					
BCLK cycle time	t _{BCY}	50			ns
BCLK pulse width high	t _{BCH}	20			ns
BCLK pulse width low	t _{BCL}	20			ns
LRCLK set-up time to BCLK rising edge	t _{LRSU}	20			ns
LRCLK hold time from BCLK rising edge	t _{LRH}	10			ns
DACDAT hold time from BCLK rising edge	t _{DH}	10			ns
DACDAT set-up time to BCLK rising edge	t _{DS}	20			ns

Note: BCLK period must always be greater than or equal to MCLK period.



CONTROL INTERFACE TIMING




Figure 4 Control Interface Timing

Test Conditions

DCVDD = 1.0V, AVDD = DBVDD = CPVDD = 1.8V, DGND=AGND=CPGND =0V, T_A =+25°C, Slave Mode, fs=48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
SCLK Frequency				400	kHz
SCLK Low Pulse-Width	t ₁	1300			ns
SCLK High Pulse-Width	t ₂	600			ns
Hold Time (Start Condition)	t ₃	600			ns
Setup Time (Start Condition)	t ₄	600			ns
Data Setup Time	t ₅	100			ns
SDA, SCLK Rise Time	t ₆			300	ns
SDA, SCLK Fall Time	t ₇			300	ns
Setup Time (Stop Condition)	t ₈	600			ns
Data Hold Time	t ₉			900	ns
Pulse width of spikes that will be suppressed	t _{ps}	0		5	ns



DIGITAL FILTER CHARACTERISTICS

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DAC Normal Filter					
Passband	+/- 0.05dB	0		0.454 fs	
	-6dB		0.5 fs		
Passband Ripple	0.454 fs			+/- 0.03	dB
Stopband		0.546 fs			
Stopband Attenuation	F > 0.546 fs	-50			dB
DAC Sloping Stopband Filter					
Passband	+/- 0.03dB	0		0.25 fs	
	+/- 1dB	0.25 fs		0.454 fs	
	-6dB		0.5 fs		
Passband Ripple	0.25 fs			+/- 0.03	dB
Stopband 1		0.546 fs		0.7 fs	
Stopband 1 Attenuation	f > 0.546 fs	-60			dB
Stopband 2		0.7 fs		1.4 fs	
Stopband 2 Attenuation	f > 0.7 fs	-85			dB
Stopband 3		1.4 fs			
Stopband 3 Attenuation	F > 1.4 fs	-55			dB

DAC FILTERS				
Mode	Group Delay			
Normal	16.5 / fs			
Sloping Stopband	18 / fs			

TERMINOLOGY

- 1. Stop Band Attenuation (dB) the degree to which the frequency spectrum is attenuated (outside audio band)
- 2. Pass-band Ripple any variation of the frequency response in the pass-band region



DAC FILTER RESPONSES




Figure 5 DAC Digital Filter Frequency Response; (Normal Mode); Sample Rate > 24kHz




Figure 7 DAC Digital Filter Frequency Response; (Sloping Stopband Mode); Sample Rate <= 24kHz




Figure 6 DAC Digital Filter Ripple (Normal Mode)




Figure 8 DAC Digital Filter Ripple (Sloping Stopband Mode)



DE-EMPHASIS FILTER RESPONSES




Figure 9 De-Emphasis Digital Filter Response (32kHz)




Figure 11 De-Emphasis Digital Filter Response (44.1kHz)








Figure 13 De-Emphasis Digital Filter Response (48kHz)















DEVICE DESCRIPTION

INTRODUCTION

The WM8912 is a high performance ultra-low power stereo DAC optimised for portable audio applications. Powerful digital signal processing (DSP) makes it ideal for small portable devices.

Two stereo pairs of ground-referenced Class-W outputs are provided, suitable for driving a stereo headphone and stereo line load simultaneously. The ground-referenced outputs are powered from an integrated Charge Pump, enabling high quality, power efficient outputs without requirement for DC blocking capacitors. A DC Servo circuit is available for DC offset correction, thereby suppressing pops and further reducing power consumption. Ground loop feedback is provided on the headphone outputs and on the line outputs, providing rejection of noise on the ground connections. All outputs use Wolfson SilentSwitch[™] technology for pop and click suppression.

The stereo DACs are of hi-fi quality, using a 24-bit low-order oversampling architecture to deliver optimum performance. A flexible clocking arrangement supports all commonly used DAC sample rates, either directly from an external MCLK or with the use of the integrated Frequency Locked Loop (FLL) for additional flexibility. DAC soft mute and un-mute is available for pop-free music playback.

The integrated Dynamic Range Controller (DRC) and ReTune[™] Mobile 5-band parametric equaliser (EQ) provide further processing capability of the digital audio paths. The DRC provides compression and signal level control to improve the handling of unpredictable signal levels. 'Anti-clip' and 'quick release' algorithms improve intelligibility in the presence of transients and impulsive noises. The EQ provides the capability to tailor the audio path according to the frequency characteristics of an earpiece or loudspeaker, and/or according to user preferences.

The WM8912 has a highly flexible digital audio interface, supporting a number of protocols, including I²S, DSP, MSB-first left/right justified, and can operate in master or slave modes. PCM operation is supported in the DSP mode. A-law and μ -law companding are also supported. Time division multiplexing (TDM) is available to allow multiple devices to stream data simultaneously on the same bus, saving space and power.

The system clock (SYSCLK) provides clocking for the DACs, DSP core, digital audio interface and other circuits. SYSCLK can be derived directly from the MCLK pin or via the integrated FLL, providing flexibility to support a wide range of clocking schemes. Typical portable system MCLK frequencies and commonly used sample rates from 8kHz to 48kHz are all supported. The clocking circuits are configured automatically from the sample rate and from the MCLK / SYSCLK ratio.

The integrated FLL can be used to generate SYSCLK from a wide variety of different reference sources and frequencies. The FLL can accept a wide range of reference frequencies, which may be high frequency (e.g. 13MHz) or low frequency (eg. 32.768kHz). The FLL is tolerant of jitter and may be used to generate a stable SYSCLK from a less stable input signal. The integrated FLL can be used as a free-running oscillator, enabling autonomous clocking of the Headphone Charge Pump and DC Servo if required.

The WM8912 uses a standard 2-wire control interface, providing full software control of all features, together with device register readback. An integrated Control Write Sequencer enables automatic scheduling of control sequences; commonly-used signal configurations may be selected using ready-programmed sequences, including time-optimised control of the WM8912 pop suppression features. It is an ideal partner for a wide range of industry standard microprocessors, controllers and DSPs. Unused circuitry can be disabled under software control, in order to save power; low leakage currents enable extended standby/off time in portable battery-powered applications.

Two GPIO pins may be configured for miscellaneous input/output functions such as button/accessory detect inputs, or for clock, system status, or programmable logic level output for control of additional external circuitry. Interrupt logic, status readback and de-bouncing options are supported within this functionality.



DYNAMIC RANGE CONTROL (DRC)

The dynamic range controller (DRC) is a circuit which can be enabled in the digital DAC playback path. The function of the DRC is to adjust the signal gain in conditions where the input amplitude is unknown or varies over a wide range, e.g. when recording from microphones built into a handheld system. The DRC can apply Compression and Automatic Level Control to the signal path. It incorporates 'anti-clip' and 'quick release' features for handling transients in order to improve intelligibility in the presence of loud impulsive noises.

The DRC is enabled in the digital DAC playback path by setting DRC_ENA and DRC_DAC_PATH, as shown in Table 1. Both bits must be set for DRC operation.


REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R40 (28h)	15	DRC_ENA	0	DRC enable
DRC Control 0				0 = disabled
				1 = enabled
	14	DRC_DAC_PAT	0	DRC path select
		Н		0 = Reserved
				1 = DAC path


Table 1 DRC Enable

COMPRESSION/LIMITING CAPABILITIES

The DRC supports two different compression regions, separated by a "knee" at input amplitude T. For signals above the knee, the compression slope DRC_HI_COMP applies; for signals below the knee, the compression slope DRC_LO_COMP applies.

The overall DRC compression characteristic in "steady state" (i.e. where the input amplitude is nearconstant) is illustrated in Figure 15.







The slope of the DRC response is determined by register fields DRC_HI_COMP and DRC_LO_COMP respectively. A slope of 1 indicates constant gain in this region. A slope less than 1 represents compression (i.e. a change in input amplitude produces only a smaller change in output amplitude). A slope of 0 indicates that the target output amplitude is the same across a range of input amplitudes; this is infinite compression.

The "knee" in Figure 15 is determined by register fields DRC_KNEE_IP and DRC_KNEE_OP.

Parameter Y0, the output level for a 0dB input, is not specified directly, but can be calculated from the other parameters, using the equation.

Y0 = DRC_KNEE_OP - (DRC_KNEE_IP * DRC_HI_COMP)

The DRC Compression parameters are defined in Table 2.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R43 (2Bh) DRC Control 3	10:5	DRC_KNEE_IP [5:0]	00_0000	Input signal at the Compressor 'knee'.
Dito control o				000000 = 0dB
				000001 = -0.75dB
				000010 = -1.5dB
				(-0.75dB steps)
				111100 = -45dB
				111101 to 111111 = Reserved
	4:0	DRC_KNEE_OP [4:0]	0_0000	Output signal at the Compressor 'knee'.
				00000 = 0dB
				00001 = -0.75dB
				00010 = -1.5dB
				(-0.75dB steps)
				11110 = -22.5dB
				11111 = Reserved
R42 (2Ah)	5:3	DRC_HI_COMP	000	Compressor slope (upper region)
DRC Control 2		[2:0]		000 = 1 (no compression)
				001 = 1/2
				010 = 1/4
				011 = 1/8
				100 = 1/16
				101 = 0
				110 to 111 = Reserved
	2:0	DRC_LO_COMP	000	Compressor slope (lower region)
		[2:0]		000 = 1 (no compression)
				001 = 1/2
				010 = 1/4
				011 = 1/8
				100 = 0
				101 to 111 = Reserved

Table 2 DRC Compression Control



GAIN LIMITS

The minimum and maximum gain applied by the DRC is set by register fields DRC_MINGAIN and DRC_MAXGAIN. These limits can be used to alter the DRC response from that illustrated in Figure 15. If the range between maximum and minimum gain is reduced, then the extent of the dynamic range control is reduced. The maximum gain prevents quiet signals (or silence) from being excessively amplified.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R41 (29h) DRC Control 1	3:2	DRC_MINGAIN [1:0]	10	Minimum gain the DRC can use to attenuate audio signals 00 = 0dB (default) 01 = -6dB 10 = -12dB 11 = -18dB
	1:0	DRC_MAXGAIN [1:0]	00	Maximum gain the DRC can use to boost audio signals 00 = 12dB 01 = 18dB (default) 10 = 24dB 11 = 36dB

Table 3 DRC Gain Limits

DYNAMIC CHARACTERISTICS

The dynamic behaviour determines how quickly the DRC responds to changing signal levels. Note that the DRC responds to the average (RMS) signal amplitude over a period of time.

DRC_ATK determines how quickly the DRC gain decreases when the signal amplitude is high. DRC_DCY determines how quickly the DRC gain increases when the signal amplitude is low.

These register fields are described in Table 4. Note that the register defaults are suitable for general purpose microphone use.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R41 (29h)	15:12	DRC_ATK [3:0]	0011	Gain attack rate (seconds/6dB)
DRC Control 1				0000 = Reserved
				0001 = 182µs
				0010 = 363µs
				0011 = 726µs (default)
				0100 = 1.45ms
				0101 = 2.9ms
				0110 = 5.8ms
				0111 = 11.6ms
				1000 = 23.2ms
				1001 = 46.4ms
				1010 = 92.8ms
				1011-1111 = Reserved



WM8912

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
	11:8	DRC_DCY [3:0]	0010	Gain decay rate (seconds/6dB)
				0000 = 186ms
				0001 = 372ms
				0010 = 743ms (default)
				0011 = 1.49s
				0100 = 2.97s
				0101 = 5.94s
				0110 = 11.89s
				0111 = 23.78s
				1000 = 47.56s
				1001-1111 = Reserved

Table 4 DRC Attack and Decay Rates

Note:

For detailed information about DRC attack and decay rates, please see Wolfson application note WAN0247.

ANTI-CLIP CONTROL

The DRC includes an Anti-Clip feature to avoid signal clipping when the input amplitude rises very quickly. This feature uses a feed-forward technique for early detection of a rising signal level. Signal clipping is avoided by dynamically increasing the gain attack rate when required. The Anti-Clip feature is enabled using the DRC_ANTICLIP bit.

Note that the feed-forward processing increases the latency in the input signal path. For low-latency applications (e.g. telephony), it may be desirable to reduce the delay, although this will also reduce the effectiveness of the anti-clip feature. The latency is determined by the DRC_FF_DELAY bit. If necessary, the latency can be minimised by disabling the anti-clip feature altogether.

The DRC Anti-Clip	control bits are	described in Table 5.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R40 (28h) DRC Control 0	5	DRC_FF_DELAY	1	Feed-forward delay for anti-clip feature 0 = 5 samples 1 = 9 samples Time delay can be calculated as $5/f_s$ or 9/ f_s , where f_s is the sample rate.
	1	DRC_ANTICLIP	1	Anti-clip enable 0 = disabled 1 = enabled

Table 5 DRC Anti-Clip Control

Note that the Anti-Clip feature operates entirely in the digital domain. It cannot be used to prevent signal clipping in the analogue domain nor in the source signal. Analogue clipping can only be prevented by reducing the analogue signal gain or by adjusting the source signal.



QUICK RELEASE CONTROL

The DRC includes a Quick-Release feature to handle short transient peaks that are not related to the intended source signal. For example, in handheld microphone recording, transient signal peaks sometimes occur due to user handling, key presses or accidental tapping against the microphone. The Quick Release feature ensures that these transients do not cause the intended signal to be masked by the longer time constants of DRC_DCY.

The Quick-Release feature is enabled by setting the DRC_QR bit. When this bit is enabled, the DRC measures the crest factor (peak to RMS ratio) of the input signal. A high crest factor is indicative of a transient peak that may not be related to the intended source signal. If the crest factor exceeds the level set by DRC_QR_THR, then the normal decay rate (DRC_DCY) is ignored and a faster decay rate (DRC_QR_DCY) is used instead.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R40 (28h)	2	DRC_QR	1	Quick release enable
DRC Control 0				0 = disabled
				1 = enabled
R41 (29h)	7:6	DRC_QR_THR	01	Quick release crest factor threshold
DRC Control 1		[1:0]		00 = 12dB
				01 = 18dB (default)
				10 = 24dB
				11 = 30dB
	5:4	DRC_QR_DCY [1:0]	00	Quick release decay rate (seconds/6dB)
				00 = 0.725ms (default)
				01 = 1.45ms
				10 = 5.8ms
				11 = Reserved

The DRC Quick-Release control bits are described in Table 6.

Table 6 DRC Quick-Release Control

GAIN SMOOTHING

The DRC includes a gain smoothing filter in order to prevent gain ripples. A programmable level of hysteresis is also used to control the DRC gain. This improves the handling of very low frequency input signals whose period is close to the DRC attack/decay time. DRC Gain Smoothing is enabled by default and it is recommended to use the default register settings.

The extent of the gain smoothing filter may be adjusted or disabled using the control fields described in Table 7.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R40 (28h) DRC Control 0	12:11	DRC_GS_HYST _LVL [1:0]	00	Gain smoothing hysteresis threshold 00 = Low 01 = Medium (recommended) 10 = High 11 = Reserved
	3	DRC_GS_ENA	1	Gain smoothing enable 0 = disabled 1 = enabled
	0	DRC_GS_HYST	1	Gain smoothing hysteresis enable 0 = disabled 1 = enabled

Table 7 DRC Gain Smoothing



INITIALISATION

When the DRC is initialised, the gain is set to the level determined by the DRC_STARTUP_GAIN register field. The default setting is 0dB, but values from -3dB to +6dB are available, as described in Table 8.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R40 (28h)	10:6	DRC_STARTUP_	00110	Initial gain at DRC start-up
DRC Control 0		GAIN [4:0]		00000 = -3dB
				00001 = -2.5dB
				00010 = -2dB
				00011 = -1.5dB
				00100 = -1dB
				00101 = -0.5dB
				00110 = 0dB (default)
				00111 = 0.5dB
				01000 = 1dB
				01001 = 1.5dB
				01010 = 2dB
				01011 = 2.5dB
				01100 = 3dB
				01101 = 3.5dB
				01110 = 4dB
				01111 = 4.5dB
				10000 = 5dB
				10001 = 5.5dB
				10010 = 6dB
				10011 to 11111 = Reserved

Table 8 DRC Initialisation



RETUNE[™] MOBILE PARAMETRIC EQUALIZER (EQ)

The ReTuneTM Mobile Parametric Equaliser is a circuit that can be enabled in the DAC path. The function of the EQ is to adjust the frequency characteristic of the output to compensate for unwanted frequency characteristics in the loudspeaker (or other output transducer). It can also be used to tailor the response according to user preferences, for example to accentuate or attenuate specific frequency bands to emulate different sound profiles or environments such as concert hall, rock etc. The EQ is enabled using the EQ_ENA bit as shown in Table 9.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R134 (86h)	0	EQ_ENA	0	EQ enable
EQ1				0 = EQ disabled
				1 = EQ enabled

Table 9 ReTune[™] Mobile Parametric EQ Enable

The EQ can be configured to operate in two modes - "Default" mode or "ReTune[™] Mobile" mode.

DEFAULT MODE (5-BAND PARAMETRIC EQ)

In default mode, the cut-off / centre frequencies are fixed as per Table 10. The filter bandwidths are also fixed in default mode. The gain of the individual bands (-12dB to +12dB) can be controlled as described in Table 11.

Note that the cut-off / centre frequencies noted in Table 10 are applicable to a DAC Sample Rate of 48kHz. When using other sample rates, these frequencies will be scaled in proportion to the selected sample rate.

EQ BAND	CUT-OFF/CENTRE FREQUENCY
1	100 Hz
2	300 Hz
3	875 Hz
4	2400 Hz
5	6900 Hz

Table 10 EQ Band Cut-off / Centre Frequencies

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R135 (87h)	4:0	EQ_B1_GAIN [4:0]	01100b	EQ Band 1 Gain
EQ2			(0dB)	(see Table 12 for gain range)
R136 (88h)	4:0	EQ_B2_GAIN [4:0]	01100b	EQ Band 2 Gain
EQ3			(0dB)	(see Table 12 for gain range)
R137 (89h)	4:0	EQ_B3_GAIN [4:0]	01100b	EQ Band 3 Gain
EQ4			(0dB)	(see Table 12 for gain range)
R138 (8Ah)	4:0	EQ_B4_GAIN [4:0]	01100b	EQ Band 4 Gain
EQ5			(0dB)	(see Table 12 for gain range)
R139 (8Bh)	4:0	EQ_B5_GAIN [4:0]	01100b	EQ Band 5 Gain
EQ6			(0dB)	(see Table 12 for gain range)

Table 11 EQ Band Gain Control



EQ GAIN SETTING	GAIN (DB)
00000	-12
00001	-11
00010	-10
00011	-9
00100	-8
00101	-7
00110	-6
00111	-5
01000	-4
01001	-3
01010	-2
01011	-1
01100	0
01101	+1
01110	+2
01111	+3
10000	+4
10001	+5
10010	+6
10011	+7
10100	+8
10101	+9
10110	+10
10111	+11
11000	+12
11001 to 11111	Reserved

Table 12 EQ Gain Control

RETUNE[™] MOBILE MODE

ReTuneTM Mobile mode provides a comprehensive facility for the user to define the cut-off/centre frequencies and filter bandwidth for each EQ band, in addition to the gain controls already described. This enables the EQ to be accurately customised for a specific transducer characteristic or desired sound profile.

The EQ enable and EQ gain controls are the same as defined for the default mode. The additional coefficients used in ReTune[™] Mobile mode are held in registers R140 to R157. These coefficients are derived using tools provided in Wolfson's WISCE[™] evaluation board control software.

Please contact your local Wolfson representative for more details.

EQ FILTER CHARACTERISTICS

The filter characteristics for each frequency band are shown in Figure 16 to Figure 20. These figures show the frequency response for all available gain settings, using default cut-off/centre frequencies and bandwidth.






Figure 16 EQ Band 1 – Low Freq Shelf Filter Response




Figure 18 EQ Band 3 – Peak Filter Response




Figure 20 EQ Band 5 – High Freq Shelf Filter Response




Figure 17 EQ Band 2 – Peak Filter Response




Figure 19 EQ Band 4 – Peak Filter Response



DIGITAL MIXING

The digital DAC data can be controlled in various ways to support a range of different usage modes.

Data from either of the digital audio interface channels can be routed to either the left or the right DAC. The DACs can be configured as a mono mix of the two audio channels. See "Digital Audio Interface Control" for more information on the audio interface.

The WM8912 provides a Dynamic Range Control (DRC) feature, which can apply compression and gain adjustment in the digital domain to the DAC signal path. This is effective in controlling signal levels under conditions where input amplitude is unknown or varies over a wide range. See "Dynamic Range Control (DRC)" for further details.

The W8912 also incorporates the ReTune[™] Mobile 5-band parametric equaliser with fully programmable coefficients for optimization of speaker characteristics or for tailoring the response according to user preferences. See "ReTune[™] Mobile Parametric Equalizer (EQ)" for further details.

DAC INTERFACE ROUTING AND CONTROL

The input data source for each DAC can be changed under software control using register bits AIFDACL_SRC and AIFDACR_SRC. The polarity of each DAC input may also be modified using register bits DACL_DATINV and DACR_DATINV. These register bits are described in Table 13.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R24 (18h)	12	DACL_DATINV	0	Left DAC Invert
Audio				0 = Left DAC output not inverted
Interface 0				1 = Left DAC output inverted
	11	DACR_DATINV	0	Right DAC Invert
				0 = Right DAC output not inverted
				1 = Right DAC output inverted
	5	AIFDACL_SRC	0	Left DAC Data Source Select
				0 = Left DAC outputs left interface data
				1 = Left DAC outputs right interface data
	4	AIFDACR_SRC	1	Right DAC Data Source Select
				0 = Right DAC outputs left interface data
				1 = Right DAC outputs right interface
				data

Table 13 DAC Routing and Control

DAC INTERFACE VOLUME BOOST

A digital gain function is available at the audio interface to boost the DAC volume when a small signal is received on DACDAT. This is controlled using register bits DAC_BOOST [1:0]. To prevent clipping at the DAC input, this function should not be used when the boosted DAC data is expected to be greater than 0dBFS.

The digital interface volume is controlled as shown in Table 14.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R24 (18h) Audio	10:9	DAC_BOOST [1:0]	00	DAC Input Volume Boost 00 = 0dB
Interface 0				01 = +6dB (Input data must not exceed -6dBFS)
				10 = +12dB (Input data must not exceed -12dBFS)
				11 = +18dB (Input data must not exceed -18dBFS)

 Table 14 DAC Interface Volume Boost



PD, Rev 4.1, February 2013

DIGITAL-TO-ANALOGUE CONVERTER (DAC)

The WM8912 DACs receive digital input data from the DACDAT pin. The digital audio data is converted to oversampled bit streams in the on-chip, true 24-bit digital interpolation filters. The bitstream data enters two multi-bit, sigma-delta DACs, which convert them to high quality analogue audio signals. The Wolfson SmartDAC[™] architecture offers reduced power consumption, whilst also delivering a reduction in high frequency noise and sensitivity to clock jitter. It also uses a Dynamic Element Matching technique for high linearity and low distortion.

The analogue outputs from the DACs are sent directly to the output PGAs (see "Output Signal Path").

The DACs are enabled by the DACL_ENA and DACR_ENA register bits.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R18 (12h)	3	DACL_ENA	0	Left DAC Enable
Power				0 = DAC disabled
Management				1 = DAC enabled
6	2	DACR_ENA	0	Right DAC Enable
				0 = DAC disabled
				1 = DAC enabled

Table 15 DAC Enable Control

DAC DIGITAL VOLUME CONTROL

The output level of each DAC can be controlled digitally over a range from -71.625dB to 0dB in 0.375dB steps. The level of attenuation for an eight-bit code is detailed in Table 17.

The DAC_VU bit controls the loading of digital volume control data. When DAC_VU is set to 0, the DACL_VOL or DACR_VOL control data is loaded into the respective control register, but does not actually change the digital gain setting. Both left and right gain settings are updated when a 1 is written to DAC VU. This makes it possible to update the gain of both channels simultaneously.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R30 (1Eh)	8	DAC_VU	N/A	DAC Volume Update
DAC Digital Volume Left				Writing a 1 to this bit causes left and right DAC volume to be updated simultaneously
	7:0	DACL_VOL [7:0]	1100_0000	Left DAC Digital Volume
			(0dB)	00h = Mute
				01h = -71.625dB
				02h = -71.250dB
				(0.375dB steps)
				C0h to FFh = 0dB
				(See Table 17 for volume range)
R31 (1Fh)	8	DAC_VU	N/A	DAC Volume Update
DAC Digital Volume Right				Writing a 1 to this bit causes left and right DAC volume to be updated simultaneously
	7:0	DACR_VOL [7:0]	1100_0000	Right DAC Digital Volume
			(0dB)	00h = Mute
				01h = -71.625dB
				02h = -71.250dB
				(0.375dB steps)
				C0h to FFh = 0dB
				(See Table 17 for volume range)

Table 16 DAC Digital Volume Control



DACL_VOL or		DACL_VOL or		DACL_VOL or		DACL_VOL or	1
DACE_VOL 01	Volume (dB)	DACE_VOL 01	Volume (dB)	DACE_VOL 0	Volume (dB)	DACE_VOL OF	Volume (dB)
0h	MUTE	40h	-48.000	80h	-24.000	C0h	0.000
1h	-71.625	41h	-47.625	81h	-23.625	C1h	0.000
2h	-71.250	42h	-47.250	82h	-23.250	C2h	0.000
3h	-70.875	43h	-46.875	83h	-22.875	C3h	0.000
4h	-70.500	44h	-46.500	84h	-22.500	C4h	0.000
5h	-70.125	45h	-46.125	85h	-22.125	C5h	0.000
6h	-69.750	46h	-45.750	86h	-21.750	C6h	0.000
7h	-69.375	47h	-45.375	87h	-21.375	C7h	0.000
8h 9h	-69.000 -68.625	48h 49h	-45.000 -44.625	88h 89h	-21.000 -20.625	C8h C9h	0.000 0.000
Ah	-68.250	4911 4Ah	-44.025	8Ah	-20.025	CAh	0.000
Bh	-67.875	4Bh	-43.875	8Bh	-19.875	CBh	0.000
Ch	-67.500	4Ch	-43.500	8Ch	-19.500	CCh	0.000
Dh	-67.125	4Dh	-43.125	8Dh	-19.125	CDh	0.000
Eh	-66.750	4Eh	-42.750	8Eh	-18.750	CEh	0.000
Fh	-66.375	4Fh	-42.375	8Fh	-18.375	CFh	0.000
10h	-66.000	50h	-42.000	90h	-18.000	D0h	0.000
11h	-65.625	51h	-41.625	91h	-17.625	D1h	0.000
12h	-65.250	52h	-41.250	92h	-17.250	D2h	0.000
13h	-64.875	53h	-40.875	93h	-16.875	D3h	0.000
14h	-64.500	54h	-40.500	94h	-16.500	D4h	0.000
15h	-64.125	55h	-40.125	95h	-16.125	D5h	0.000
16h	-63.750	56h	-39.750	96h	-15.750	D6h	0.000
17h	-63.375	57h	-39.375	97h	-15.375	D7h	0.000
18h 19h	-63.000 -62.625	58h 59h	-39.000	98h 99h	-15.000	D8h D9h	0.000 0.000
1Ah	-62.025	5Ah	-38.625 -38.250	9911 9Ah	-14.625 -14.250	DAh	0.000
1Bh	-61.875	5Bh	-37.875	9Bh	-13.875	DBh	0.000
1Ch	-61.500	5Ch	-37.500	9Ch	-13.500	DCh	0.000
1Dh	-61.125	5Dh	-37.125	9Dh	-13.125	DDh	0.000
1Eh	-60.750	5Eh	-36.750	9Eh	-12.750	DEh	0.000
1Fh	-60.375	5Fh	-36.375	9Fh	-12.375	DFh	0.000
20h	-60.000	60h	-36.000	A0h	-12.000	E0h	0.000
21h	-59.625	61h	-35.625	A1h	-11.625	E1h	0.000
22h	-59.250	62h	-35.250	A2h	-11.250	E2h	0.000
23h	-58.875	63h	-34.875	A3h	-10.875	E3h	0.000
24h	-58.500	64h	-34.500	A4h	-10.500	E4h	0.000
25h	-58.125	65h	-34.125	A5h	-10.125	E5h	0.000
26h	-57.750	66h	-33.750	A6h	-9.750	E6h	0.000
27h	-57.375	67h	-33.375	A7h	-9.375	E7h	0.000
28h	-57.000	68h	-33.000	A8h	-9.000	E8h	0.000
29h	-56.625	69h	-32.625	A9h	-8.625	E9h	0.000
2Ah 2Bh	-56.250 -55.875	6Ah 6Bh	-32.250 -31.875	AAh ABh	-8.250 -7.875	EAh EBh	0.000 0.000
2Dh	-55.500	6Ch	-31.500	ACh	-7.500	ECh	0.000
2011 2Dh	-55.125	6Dh	-31.125	ADh	-7.125	EDh	0.000
2Eh	-54.750	6Eh	-30.750	AEh	-6.750	EEh	0.000
2Fh	-54.375	6Fh	-30.375	AFh	-6.375	EFh	0.000
30h	-54.000	70h	-30.000	B0h	-6.000	F0h	0.000
31h	-53.625	71h	-29.625	B1h	-5.625	F1h	0.000
32h	-53.250	72h	-29.250	B2h	-5.250	F2h	0.000
33h	-52.875	73h	-28.875	B3h	-4.875	F3h	0.000
34h	-52.500	74h	-28.500	B4h	-4.500	F4h	0.000
35h	-52.125	75h	-28.125	B5h	-4.125	F5h	0.000
36h	-51.750	76h	-27.750	B6h	-3.750	F6h	0.000
37h	-51.375	77h	-27.375	B7h	-3.375	F7h	0.000
38h	-51.000	78h	-27.000	B8h	-3.000	F8h	0.000
39h	-50.625	79h	-26.625	B9h	-2.625	F9h	0.000
3Ah 3Ph	-50.250	7Ah 7Ph	-26.250	BAh	-2.250	FAh	0.000
3Bh 3Ch	-49.875 -49.500	7Bh 7Ch	-25.875 -25.500	BBh BCh	-1.875 -1.500	FBh FCh	0.000 0.000
3Dh	-49.500 -49.125	7Dh	-25.500	BDh	-1.125	FDh	0.000
3Eh	-49.125	7Eh	-25.125	BEh	-0.750	FEh	0.000
3Fh	-48.375	7Fh	-24.375	BFh	-0.375	FFh	0.000
	10.070		21.010		0.010		0.000

Table 17 DAC Digital Volume Range



DAC SOFT MUTE AND SOFT UN-MUTE

The WM8912 has a soft mute function. When enabled, this gradually attenuates the volume of the DAC output. When soft mute is disabled, the gain will either gradually ramp back up to the digital gain setting, or return instantly to the digital gain setting, depending on the DAC_UNMUTE_RAMP register bit.

To mute the DAC, this function must be enabled by setting DAC_MUTE to 1.

Soft Mute Mode would typically be enabled (DAC_UNMUTE_RAMP = 1) when using DAC_MUTE during playback of audio data so that when DAC_MUTE is subsequently disabled, the sudden volume increase will not create pop noise by jumping immediately to the previous volume level (e.g. resuming playback after pausing during a track).

Soft Mute Mode would typically be disabled (DAC_UNMUTE_RAMP = 0) when un-muting at the start of a music file, in order that the first part of the track is not attenuated (e.g. when starting playback of a new track, or resuming playback after pausing between tracks).




Figure 21 DAC Mute Control

The volume ramp rate during soft mute and un-mute is controlled by the DAC_MUTERATE bit. Ramp rates of fs/32 and fs/2 can be selected, as shown in Table 18. The ramp rate determines the rate at which the volume is increased or decreased. The actual ramp time depends on the extent of the difference between the muted and un-muted volume settings.



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R33 (21h)	10	DAC_MUTERA	0	DAC Soft Mute Ramp Rate
DAC Digital 1		TE		0 = Fast ramp (fs/2, maximum ramp time is 10.7ms at fs=48k)
				1 = Slow ramp (fs/32, maximum ramp time is 171ms at fs=48k)
	9	DAC_UNMUTE	0	DAC Soft Mute Mode
		_RAMP		0 = Disabling soft-mute (DAC_MUTE=0) will cause the DAC volume to change immediately to DACL_VOL and DACR_VOL settings
				1 = Disabling soft-mute (DAC_MUTE=0) will cause the DAC volume to ramp up gradually to the DACL_VOL and DACR_VOL settings
	3	DAC_MUTE	1	DAC Soft Mute Control
				0 = DAC Un-mute
				1 = DAC Mute

Table 18 DAC Soft-Mute Control

DAC MONO MIX

A DAC digital mono-mix mode can be enabled using the DAC_MONO register bit. This mono mix will be output on whichever DAC is enabled. To prevent clipping, a -6dB attenuation is automatically applied to the mono mix.

The mono mix is only supported when one or other DAC is disabled. When the mono mix is selected, then the mono mix is output on the enabled DAC only; there is no output from the disabled DAC. If DACL_ENA and DACR_ENA are both set, then stereo operation applies.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R33 (21h)	12	DAC_MONO	0	DAC Mono Mix
DAC Digital 1				0 = Stereo
				1 = Mono (Mono mix output on enabled DAC)

Table 19 DAC Mono Mix

DAC DE-EMPHASIS

Digital de-emphasis can be applied to the DAC playback data (e.g. when the data comes from a CD with pre-emphasis used in the recording). De-emphasis filtering is available for sample rates of 48kHz, 44.1kHz and 32kHz. See "Digital Filter Characteristics" for details of de-emphasis filter characteristics.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R33 (21h) DAC Digital 1	2:1	DEEMPH [1:0]	00	DAC De-Emphasis Control 00 = No de-emphasis 01 = 32kHz sample rate 10 = 44.1kHz sample rate 11 = 48kHz sample rate

Table 20 DAC De-Emphasis Control



DAC SLOPING STOPBAND FILTER

Two DAC filter types are available, selected by the register bit DAC_SB_FILT. When operating at lower sample rates (e.g. during voice communication) it is recommended that the sloping stopband filter type is selected (DAC_SB_FILT=1) to reduce out-of-band noise which can be audible at low DAC sample rates. See "Digital Filter Characteristics" for details of DAC filter characteristics.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R33 (21h)	11	DAC_SB_FILT	0	Selects DAC filter characteristics
DAC Digital 1				0 = Normal mode
				1 = Sloping stopband mode

Table 21 DAC Sloping Stopband Filter

DAC OVERSAMPLING RATIO (OSR)

The DAC oversampling rate is programmable to allow power consumption versus audio performance trade-offs. The default oversampling rate is low for reduced power consumption; using the higher OSR setting improves the DAC signal-to-noise performance.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R33 (21h)	6	DAC_OSR128	0	DAC Oversample Rate Select
DAC Digital 1				0 = Low power (normal OSR)
				1 = High performance (double OSR)

Table 22 DAC Oversampling Control





OUTPUT SIGNAL PATH

The outputs HPOUTL and LINEOUTL are derived from the Left DAC output, whilst the outputs HPOUTR and LINEOUTR are derived from the Right DAC output, as illustrated in Figure 22.

A feedback path for common mode noise rejection is provided at HPOUTFB and LINEOUTFB for the Headphone and Line outputs respectively. This pin must be connected to ground for normal operation.

Each analogue output can be separately enabled; independent volume control is also provided for each output. The signal paths and associated control registers are illustrated in Figure 22.







OUTPUT SIGNAL PATHS ENABLE

The output PGAs for each analogue output pin can be enabled and disabled using the register bits described in Table 23.

Note that the Headphone Outputs and Line Outputs are also controlled by fields located within Register R90 and R94, which provide suppression of pops & clicks when enabling and disabling these signal paths. These registers are described in the following "Headphone / Line Output Signal Paths Enable" section.

Under recommended usage conditions, all the control bits associated with enabling the Headphone Outputs and the Line Outputs will be configured by scheduling the default Start-Up and Shutdown sequences as described in the "Control Write Sequencer" section. In these cases, the user does not need to set the register fields in R14, R15, R90 and R94 directly.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R14 (0Eh)	1	HPL_PGA_ENA	0	Left Headphone Output Enable
Power				0 = disabled
Management 2				1 = enabled
	0	HPR_PGA_ENA	0	Right Headphone Output Enable
				0 = disabled
				1 = enabled
R15 (0Fh)	1	LINEOUTL_PGA_	0	Left Line Output Enable
Power		ENA		0 = disabled
Management 3				1 = enabled
	0	LINEOUTR_PGA	0	Right Line Output Enable
		_ENA		0 = disabled
				1 = enabled

Table 23 Output Signal Paths Enable

Note that, to enable the output PGAs and multiplexers, the reference voltage VMID and the bias current must also be enabled. See "Reference Voltages and Master Bias" for details of the associated controls VMID_RES and BIAS_ENA.

HEADPHONE / LINE OUTPUT SIGNAL PATHS ENABLE

The output paths can be actively discharged to AGND through internal resistors if desired. This is desirable at start-up in order to achieve a known output stage condition prior to enabling the VMID reference voltage. This is also desirable in shutdown to prevent the external connections from being affected by the internal circuits. The ground-referenced Headphone outputs and Line outputs are shorted to AGND by default; the short circuit is removed on each of these paths by setting the applicable fields HPL_RMV_SHORT, HPR_RMV_SHORT, LINEOUTL_RMV_SHORT or LINEOUTR_RMV_SHORT.

The ground-referenced Headphone output and Line output drivers are designed to suppress pops and clicks when enabled or disabled. However, it is necessary to control the drivers in accordance with a defined sequence in start-up and shutdown to achieve the pop suppression. It is also necessary to schedule the DC Servo offset correction at the appropriate point in the sequence (see "DC Servo"). Table 24 and Table 25 describe the recommended sequences for enabling and disabling these output drivers.



SEQUENCE	HEADPHONE ENABLE	LINEOUT ENABLE
Step 1	HPL_ENA = 1	LINEOUTL_ENA = 1
	HPR_ENA = 1	LINEOUTR_ENA = 1
Step 2	HPL_ENA_DLY = 1	LINEOUTL_ENA_DLY = 1
	HPR_ENA_DLY = 1	LINEOUTR_ENA_DLY = 1
Step 3	DC offset correction	DC offset correction
Step 4	HPL_ENA_OUTP = 1	LINEOUTL_ENA_OUTP = 1
	HPR_ENA_OUTP = 1	LINEOUTR_ENA_OUTP = 1
Step 5	HPL_RMV_SHORT = 1	LINEOUTL_RMV_SHORT = 1
	HPR_RMV_SHORT = 1	LINEOUTR_RMV_SHORT = 1

 Table 24 Headphone / Line Output Enable Sequence

SEQUENCE	HEADPHONE DISABLE	LINEOUT DISABLE
Step 1	HPL_RMV_SHORT = 0	LINEOUTL_RMV_SHORT = 0
	HPR_RMV_SHORT = 0	LINEOUTR_RMV_SHORT = 0
Step 2	HPL_ENA = 0	LINEOUTL_ENA = 0
	HPL_ENA_DLY = 0	LINEOUTL_ENA_DLY = 0
	HPL_ENA_OUTP = 0	LINEOUTL_ENA_OUTP = 0
	HPR_ENA = 0	LINEOUTR_ENA = 0
	HPR_ENA_DLY = 0	LINEOUTR_ENA_DLY = 0
	HPR_ENA_OUTP = 0	LINEOUTR_ENA_OUTP = 0

Table 25 Headphone / Line Output Disable Sequence

The register bits relating to pop suppression control are defined in Table 26 below.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R90 (5Ah)	7	HPL_RMV_SHOR	0	Removes HPL short
Analogue		Т		0 = HPL short enabled
HP 0				1 = HPL short removed
				For normal operation, this bit should be set as the final step of the HPL Enable sequence.
	6	HPL_ENA_OUTP	0	Enables HPL output stage
				0 = Disabled
				1 = Enabled
				For normal operation, this bit should be set to 1 after the DC offset cancellation has been scheduled.
	5	HPL_ENA_DLY	0	Enables HPL intermediate stage
				0 = Disabled
				1 = Enabled
				For normal operation, this bit should be set to 1 after the output signal path has been configured, and before DC offset cancellation is scheduled. This bit should be set with at least 20us delay after HPL_ENA.



WM8912

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION
	4	HPL_ENA	0	Enables HPL input stage 0 = Disabled
				1 = Enabled
				For normal operation, this bit should
				be set as the first step of the HPL Enable sequence.
	3	HPR RMV SHO	0	Removes HPR short
	Ŭ	RT	Ū	0 = HPR short enabled
				1 = HPR short removed
				For normal operation, this bit should be set as the final step of the HPR Enable sequence.
	2	HPR_ENA_OUTP	0	Enables HPR output stage
				0 = Disabled
				1 = Enabled
				For normal operation, this bit should
				be set to 1 after the DC offset cancellation has been scheduled.
	1	HPR_ENA_DLY	0	Enables HPR intermediate stage
				0 = Disabled
				1 = Enabled
				For normal operation, this bit should be set to 1 after the output signal path has been configured, and before DC offset cancellation is scheduled. This bit should be set with at least 20us delay after HPR_ENA.
	0	HPR_ENA	0	Enables HPR input stage
				0 = Disabled
				1 = Enabled
				For normal operation, this bit should be set as the first step of the HPR Enable sequence.
R94 (5Eh)	7	LINEOUTL_RMV_	0	Removes LINEOUTL short
Analogue		SHORT		0 = LINEOUTL short enabled
Lineout 0				1 = LINEOUTL short removed
				For normal operation, this bit should be set as the final step of the LINEOUTL Enable sequence.
	6	LINEOUTL_ENA_	0	Enables LINEOUTL output stage
		OUTP		0 = Disabled
				1 = Enabled
				For normal operation, this bit should be set to 1 after the DC offset cancellation has been scheduled.
	5	LINEOUTL_ENA_ DLY	0	Enables LINEOUTL intermediate stage
				0 = Disabled
				1 = Enabled
				For normal operation, this bit should be set to 1 after the output signal path has been configured, and before DC offset cancellation is scheduled. This bit should be set with at least 20us
				delay after LINEOUTL_ENA.



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
	4	LINEOUTL_ENA	0	Enables LINEOUTL input stage 0 = Disabled
				1 = Enabled
				For normal operation, this bit should be set as the first step of the LINEOUTL Enable sequence.
	3	LINEOUTR_RMV	0	Removes LINEOUTR short
		_SHORT		0 = LINEOUTR short enabled
				1 = LINEOUTR short removed
				For normal operation, this bit should be set as the final step of the LINEOUTR Enable sequence.
	2	LINEOUTR_ENA_	0	Enables LINEOUTR output stage
		OUTP		0 = Disabled
				1 = Enabled
				For normal operation, this bit should be set to 1 after the DC offset cancellation has been scheduled.
	1	LINEOUTR_ENA_ DLY	0	Enables LINEOUTR intermediate stage
				0 = Disabled
				1 = Enabled
				For normal operation, this bit should be set to 1 after the output signal path has been configured, and before DC offset cancellation is scheduled. This bit should be set with at least 20us delay after LINEOUTR_ENA.
	0	LINEOUTR_ENA	0	Enables LINEOUTR input stage
				0 = Disabled
				1 = Enabled
				For normal operation, this bit should be set as the first step of the LINEOUTR Enable sequence.

Table 26 Headphone / Line Output Pop Suppression Control

OUTPUT VOLUME CONTROL

Each analogue output can be independently controlled using the registers described in Table 27 (for Headphone outputs) and Table 28 (for Line outputs). See also the "Analogue Outputs" section for details of these output pins, including recommended external components.

The volume and mute status of each analogue output can be controlled individually using the register bits described in Table 27 and Table 28.

To prevent "zipper noise" when a volume adjustment is made, a zero-cross function is provided on all output paths. When this function is enabled, volume updates will not take place until a zero-crossing is detected. In the event of a long period without zero-crossings, a timeout will apply. The timeout must be enabled by setting the TOCLK_ENA bit, as defined in "Clocking and Sample Rates".

The volume update bits control the loading of the output driver volume data. For example, when HPOUT_VU is set to 0, the headphone volume data can be loaded into the respective control register, but will not actually change the gain setting. The Left and Right headphone volume settings are updated when a 1 is written to HPOUT_VU. This makes it possible to update the gain of a Left/Right pair of output paths simultaneously.



WM8912

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R57 (39h)	8	HPOUTL_MUTE	0	Left Headphone Output Mute
Analogue				0 = Un-mute
OUT1 Left				1 = Mute
	7	HPOUT_VU	0	Headphone Output Volume Update
				Writing a 1 to this bit will update HPOUTL and HPOUTR volumes simultaneously.
	6	HPOUTLZC	0	Left Headphone Output Zero Cross Enable
				0 = disabled
				1 = enabled
	5:0	HPOUTL_VOL [5:0]	10_1101	Left Headphone Output Volume 000000 = -57dB
				000001 = -56dB
				(1dB steps)
				111001 = 0dB
				(1dB steps)
				111110 = +5dB
				111111 = +6dB
R58 (3Ah)	8	HPOUTR_MUTE	0	Right Headphone Output Mute
Analogue				0 = Un-mute
OUT1 Right				1 = Mute
	7	HPOUT_VU	0	Headphone Output Volume Update
				Writing a 1 to this bit will update HPOUTL and HPOUTR volumes simultaneously.
	6	HPOUTRZC	0	Right Headphone Output Zero Cross Enable
				0 = disabled
				1 = enabled
	5:0	HPOUTR_VOL	10_1101	Right Headphone Output Volume
		[5:0]		000000 = -57dB
				000001 = -56dB
				(1dB steps)
				111001 = 0dB
				(1dB steps)
				111110 = +5dB
				111111 = +6dB

Table 27 Volume Control for HPOUTL and HPOUTR



Production Data

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R59 (3Bh)	8	LINEOUTL_MUTE	0	Left Line Output Mute
Analogue				0 = Un-mute
OUT2 Left				1 = Mute
	7	LINEOUT_VU	0	Line Output Volume Update
				Writing a 1 to this bit will update LINEOUTL and LINEOUTR volumes simultaneously.
	6	LINEOUTLZC	0	Left Line Output Zero Cross Enable
				0 = disabled
				1 = enabled
	5:0	LINEOUTL_VOL	11_1001	Left Line Output Volume
		[5:0]		000000 = -57dB
				000001 = -56dB
				(1dB steps)
				111001 = 0dB
				(1dB steps)
				111110 = +5dB
				111111 = +6dB
R60 (3Ch)	8	LINEOUTR_MUT	0	Right Line Output Mute
Analogue		E		0 = Un-mute
OUT2 Right				1 = Mute
	7	LINEOUT_VU	0	Line Output Volume Update
				Writing a 1 to this bit will update LINEOUTL and LINEOUTR volumes simultaneously.
	6	LINEOUTRZC	0	Right Line Output Zero Cross Enable
				0 = disabled
				1 = enabled
	5:0	LINEOUTR_VOL	11_1001	Right Line Output Volume
		[5:0]		000000 = -57dB
				000001 = -56dB
				(1dB steps)
				111001 = 0dB
				(1dB steps)
				111110 = +5dB
				111111 = +6dB

Table 28 Volume Control for LINEOUTL and LINEOUTR



ANALOGUE OUTPUTS

The WM8912 has four analogue output pins:

- Headphone outputs, HPOUTL and HPOUTR, with feedback HPOUTFB
- Line outputs, LINEOUTL and LINEOUTR, with feedback LINEOUTFB

The output signal paths and associated control registers are illustrated in Figure 22.

HEADPHONE OUTPUTS – HPOUTL AND HPOUTR

The headphone outputs are designed to drive 16Ω or 32Ω headphones. These outputs are groundreferenced, i.e. no series capacitor is required between the pins and the headphone load. They are powered by an on-chip charge pump (see "Charge Pump" section). Signal volume at the headphone outputs is controlled as shown in Table 27.

The ground-referenced outputs incorporates a common mode, or ground loop, feedback path which provides rejection of system-related ground noise. The return path for the HPOUTL and HPOUTR outputs is via HPOUTFB. This pin must be connected to ground for normal operation of the headphone output. No register configuration is required.

LINE OUTPUTS - LINEOUTL AND LINEOUTR

The line outputs are identical to the headphone outputs in design. They are ground-referenced and powered by the on-chip charge pump. Signal volume at the line outputs is controlled as shown in Table 28.

Note that these outputs are intended for driving line loads, as the charge pump powering both the Headphone and Line outputs can only provide sufficient power to drive one set of headphones at any given time.


The ground-referenced outputs incorporates a common mode, or ground loop, feedback path which provides rejection of system-related ground noise. The return path for the LINEOUTL and LINEOUTR outputs is via LINEOUTFB. This pin must be connected to ground for normal operation of the line output. No register configuration is required.



EXTERNAL COMPONENTS FOR GROUND REFERENCED OUTPUTS

It is recommended to connect a zobel network to the ground-referenced outputs HPOUTL, HPOUTR, LINEOUTL and LINEOUTR in order to ensure best audio performance in all applications. The components of the zobel network have the effect of dampening high frequency oscillations or instabilities that can arise outside the audio band under certain conditions. Possible sources of these instabilities include the inductive load of a headphone coil or an active load in the form of an external line amplifier. The capacitance of lengthy cables or PCB tracks can also lead to amplifier instability. The zobel network should comprise of a 20Ω resistor and 100nF capacitor in series with each other, as illustrated in Figure 23.

Note that the zobel network is recommended for best audio quality and amplifier stability in all cases.







REFERENCE VOLTAGES AND MASTER BIAS

This section describes the analogue reference voltage and bias current controls. Note that, under the recommended usage conditions of the WM8912, these features will be configured by scheduling the default Start-Up and Shutdown sequences as described in the "Control Write Sequencer" section. In these cases, the user does not need to set these register fields directly.

The analogue circuits in the WM8912 require a mid-rail analogue reference voltage, VMID. This reference is generated from AVDD via a programmable resistor chain.

VMID is enabled by setting the VMID_ENA register bit. The programmable resistor chain is configured by VMID_RES [1:0], and can be used to optimise the reference for normal operation, low power standby or for fast start-up as described in Table 29. For normal operation, the VMID_RES field should be set to 01.


The analogue circuits in the WM8912 require a bias current. The normal bias current is enabled by setting BIAS_ENA. Note that the normal bias current source requires VMID to be enabled also.


REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R5 (05h)	2:1	VMID_RES	00	VMID Divider Enable and Select
VMID		[1:0]		00 = VMID disabled (for OFF mode)
Control (0)				01 = 2 x 50k divider (for normal operation)
				10 = 2 x 250k divider (for low power standby)
				11 = 2 x 5k divider (for fast start-up)
	0	VMID_ENA	0	Enable VMID master bias current source
				0 = Disabled
				1 = Enabled
R4 (04h)	0	BIAS_ENA	0	Enables the Normal bias current generator
Bias Control				(for all analogue functions)
(0)				0 = Disabled
				1 = Enabled

Table 29 Reference Voltages and Master Bias Enable

CHARGE PUMP

The WM8912 incorporates a dual-mode Charge Pump which generates the supply rails for the headphone and line output drivers, HPOUTL, HPOUTR, and LINEOUTL and LINEOUTR. The Charge Pump has a single supply input, CPVDD, and generates split rails CPVOUTP and CPVOUTN according to the selected mode of operation. The Charge Pump connections are illustrated in Figure 24 (see the "Electrical Characteristics" section for external component values). An input decoupling capacitor may also be required at CPVDD, depending upon the system configuration.







The Charge Pump is enabled by setting the CP_ENA bit. When enabled, the charge pump adjusts the output voltages (CPVOUTP and CPVOUTN) as well as the switching frequency in order to optimise the power consumption according to the operating conditions. This can take two forms, which are selected using the CP_DYN_PWR register bit.

- Register control (CP_DYN_PWR = 0)
- Dynamic control (CP_DYN_PWR = 1)

Under Register control, the HPOUTL_VOL, HPOUTR_VOL, LINEOUTL_VOL and LINEOUTR_VOL register settings are used to control the charge pump mode of operation.

Under Dynamic control, the audio signal level in the DAC is used to control the charge pump mode of operation. This is the Wolfson 'Class W' mode, which allows the power consumption to be optimised in real time.

Under the recommended usage conditions of the WM8912, the Charge Pump will be enabled by running the default headphone Start-Up sequence as described in the "Control Write Sequence" section. (Similarly, it will be disabled by running the Shutdown sequence.) In these cases, the user does not need to write to the CP_ENA bit. The Charge Pump operating mode defaults to Register control; Dynamic control may be selected by setting the CP_DYN_PWR register bit, if appropriate.

Note that the charge pump clock is derived from internal clock SYSCLK; this may derived from MCLK directly or else using the FLL output, as determined by the SYSCLK_SRC bit. Under normal circumstances an external clock signal must be present for the charge pump to function. However, the FLL has a free-running mode that does not require an external clock but will generate an internal clock suitable for running the charge pump. The clock division from SYSCLK is handled transparently by the WM8912 without user intervention, as long as SYSCLK and sample rates are set correctly. Refer to the "Clocking and Sample Rates" section for more detail on the FLL and clocking configuration.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R98 (62h) Charge Pump 0	0	CP_ENA	0	Enable charge-pump digits 0 = disable 1 = enable
R104 (68h) Class W (0)	0	CP_DYN_PWR	0	Enable dynamic charge pump power control 0 = Charge pump controlled by volume register settings (Class G) 1 = Charge pump controlled by real- time audio level (Class W) Class W is recommended for lowest power consumption

The Charge Pump control fields are described in Table 30.

Table 30 Charge Pump Control



DC SERVO

The WM8912 provides four DC servo circuits, two on the headphone outputs HPOUTL and HPOUTR and two on the line outputs LINEOUTL and LINEOUTR, to remove DC offset from these ground-referenced outputs. When enabled, the DC servos ensure that the DC level of these outputs remains within 1mV of ground. Removal of the DC offset is important because any deviation from GND at the output pin will cause current to flow through the load under quiescent conditions, resulting in increased power consumption. Additionally, the presence of DC offsets can result in audible pops and clicks at power up and power down.

The recommended usage of the DC Servo is initialised by scheduling the default Start-Up sequence as described in the "Control Write Sequencer" section. The default Start-Up sequence executes a series of DC offset corrections, after which the measured offset correction is maintained on the headphone output channels. If a different usage is required, e.g. if a periodic DC offset correction is required, then the default Start-Up sequence may be modified according to specific requirements. The relevant control fields are described in the following paragraphs and are defined in Table 31.

DC SERVO ENABLE AND START-UP

The DC Servo circuits are enabled on HPOUTL and HPOUTR by setting DCS_ENA_CHAN_0 and DCS_ENA_CHAN_1 respectively. Similarly, the DC Servo circuits are enabled on LINEOUTL and LINEOUTR by setting DCS_ENA_CHAN_2 and DCS_ENA_CHAN_3 respectively When the DC Servo is enabled, the DC offset correction can be commanded in a number of different ways, including single-shot and periodically recurring events.

Writing a logic 1 to DCS_TRIG_STARTUP_*n* initiates a series of DC offset measurements and applies the necessary correction to the associated output; ('n' = 3 for LINEOUTR channel, 2 for LINEOUTL channel, 1 for HPOUTR channel, 0 for HPOUTL channel). On completion, the output will be within 1mV of AGND. This is the DC Servo mode selected by the default Start-Up sequence. Completion of the DC offset correction triggered in this way is indicated by the DCS_STARTUP_COMPLETE field, as described in Table 31. Typically, this operation takes 86ms per channel.

Writing a logic 1 to DCS_TRIG_DAC_WR_*n* causes the DC offset correction to be set to the value contained in the DCS_DAC_WR_VAL_*n* fields in Registers R73 to R76. This mode is useful if the required offset correction has already been determined and stored; it is faster than the DCS_TRIG_STARTUP_*n* mode, but relies on the accuracy of the stored settings. Completion of the DC offset correction triggered in this way is indicated by the DCS_DAC_WR_COMPLETE field, as described in Table 31. Typically, this operation takes 2ms per channel.

When using either of the DC Servo options above, the status of the DC offset correction process is indicated by the DCS_CAL_COMPLETE field; this is the logical OR of the DCS_STARTUP_COMPLETE and DCS_DAC_WR_COMPLETE fields.

The DC Servo control fields associated with start-up operation are described in Table 31. It is important to note that, to minimise audible pops/clicks, the Start-Up and DAC Write modes of DC Servo operation should be commanded as part of a control sequence which includes muting and shorting of the headphone outputs; a suitable sequence is defined in the default Start-Up sequence.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R68 (44h) DC Servo 1	7	DCS_TRIG_STAR TUP_3	0	Writing 1 to this bit selects Start-Up DC Servo mode for LINEOUTR.
				In readback, a value of 1 indicates that the DC Servo Start-Up correction is in progress.
	6	DCS_TRIG_STAR TUP_2	0	Writing 1 to this bit selects Start-Up DC Servo mode for LINEOUTL.
				In readback, a value of 1 indicates that the DC Servo Start-Up correction is in progress.



	1			
REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
	5	DCS_TRIG_STAR TUP_1	0	Writing 1 to this bit selects Start-Up DC Servo mode for HPOUTR.
				In readback, a value of 1 indicates that the DC Servo Start-Up correction is in progress.
	4	DCS_TRIG_STAR TUP_0	0	Writing 1 to this bit selects Start-Up DC Servo mode for HPOUTL.
				In readback, a value of 1 indicates that the DC Servo Start-Up correction is in progress.
	3	DCS_TRIG_DAC_ WR_3	0	Writing 1 to this bit selects DAC Write DC Servo mode for LINEOUTR.
				In readback, a value of 1 indicates that the DC Servo DAC Write correction is in progress.
	2	DCS_TRIG_DAC_ WR_2	0	Writing 1 to this bit selects DAC Write DC Servo mode for LINEOUTL.
				In readback, a value of 1 indicates that the DC Servo DAC Write correction is in progress.
	1	DCS_TRIG_DAC_ WR_1	0	Writing 1 to this bit selects DAC Write DC Servo mode for HPOUTR.
				In readback, a value of 1 indicates that the DC Servo DAC Write correction is in progress.
	0	DCS_TRIG_DAC_ WR_0	0	Writing 1 to this bit selects DAC Write DC Servo mode for HPOUTL.
				In readback, a value of 1 indicates that the DC Servo DAC Write correction is in progress.
R67 (43h) DC Servo 0	3	DCS_ENA_CHAN _ ³	0	DC Servo enable for LINEOUTR 0 = disabled 1 = enabled
	2	DCS_ENA_CHAN _2	0	DC Servo enable for LINEOUTL 0 = disabled
		_		1 = enabled
	1	DCS_ENA_CHAN _ ¹	0	DC Servo enable for HPOUTR 0 = disabled
	0	DCS_ENA_CHAN	0	1 = enabled DC Servo enable for HPOUTL
		_0		0 = disabled 1 = enabled
R73 (49h) DC Servo 6	7:0	DCS_DAC_WR_V AL_3 [7:0]	0000 0000	DC Offset value for LINEOUTR in DAC Write DC Servo mode in two's complement format.
				In readback, the current DC offset value is returned in two's complement format.
				Two's complement format: LSB is 0.25mV.
				Range is +/-32mV



REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION
ADDRESS R74 (4Ah) DC Servo 7	7:0	DCS_DAC_WR_V AL_2 [7:0]	0000 0000	DC Offset value for LINEOUTL in DAC Write DC Servo mode in two's complement format.
				In readback, the current DC offset value is returned in two's complement format.
				Two's complement format:
				LSB is 0.25mV. Range is +/-32mV
R75 (4Bh) DC Servo 8	7:0	DCS_DAC_WR_V AL1 [7:0]	0000 0000	DC Offset value for HPOUTR in DAC Write DC Servo mode in two's complement format.
				In readback, the current DC offset value is returned in two's complement format.
				Two's complement format: LSB is 0.25mV. Range is +/-32mV
R76 (4Ch) DC Servo 9	7:0	DCS_DAC_WR_V AL0 [7:0]	0000 0000	DC Offset value for HPOUTL in DAC Write DC Servo mode in two's complement format.
				In readback, the current DC offset value is returned in two's complement format.
				Two's complement format: LSB is 0.25mV.
R77 (4Dh)	11:8	DCS_CAL_COMP	0000	Range is +/-32mV DC Servo Complete status
DC Servo		LETE [3:0]		[3] - LINEOUTR
Readback 0				[2] - LINEOUTL
				[1] - HPOUTR [0] - HPOUTL
				0 = DAC Write or Start-Up DC Servo mode not completed.
				1 = DAC Write or Start-Up DC Servo mode complete.
	7:4	DCS_DAC_WR_C	0000	DC Servo DAC Write status
		OMPLETE [3:0]		[3] - LINEOUTR
				[2] - LINEOUTL [1] - HPOUTR
				[0] - HPOUTL
				0 = DAC Write DC Servo mode not completed.
				1 = DAC Write DC Servo mode complete.



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
	3:0	DCS_STARTUP_ COMPLETE [3:0]	0000	DC Servo Start-Up status [3] - LINEOUTR [2] - LINEOUTL [1] - HPOUTR [0] - HPOUTL 0 = Start-Up DC Servo mode not completed 1 = Start-Up DC Servo mode complete.

Table 31 DC Servo Enable and Start-Up Modes

DC SERVO ACTIVE MODES

The DC Servo modes described above are suitable for initialising the DC offset correction circuit on the Line and Headphone outputs as part of a controlled start-up sequence which is executed before the signal path is fully enabled. Additional modes are available for use whilst the signal path is active; these modes may be of benefit following a large change in signal gain, which can lead to a change in DC offset level. Periodic updates may also be desirable to remove slow drifts in DC offset caused by changes in parameters such as device temperature.

The DC Servo circuit is enabled on HPOUTR and HPOUTL by setting DCS_ENA_CHAN_1 and DCS_ENA_CHAN_0 respectively, as described earlier in Table 31. Similarly, the DC Servo circuit is enabled on LINEOUTR and LINEOUTL by setting DCS_ENA_CHAN_3 and DCS_ENA_CHAN_2 respectively.

Writing a logic 1 to DCS_TRIG_SINGLE_*n* initiates a single DC offset measurement and adjustment to the associated output; ('n' = 3 for LINEOUTR channel, 2 for LINEOUTL channel, 1 for HPOUTR channel, 0 for HPOUTL channel). This will adjust the DC offset correction on the selected channel by no more than 1LSB (0.25mV).

Setting DCS_TIMER_PERIOD_01 or DCS_TIMER_PERIOD_23 to a non-zero value will cause a single DC offset measurement and adjustment to be scheduled on a periodic basis. Periodic rates ranging from every 0.52s to in excess of 2 hours can be selected.

Writing a logic 1 to DCS_TRIG_SERIES_*n* initiates a series of DC offset measurements and applies the necessary correction to the associated output. The number of DC Servo operations performed is determined by DCS_SERIES_NO_01 or DCS_SERIES_NO_23. A maximum of 128 operations may be selected, though a much lower value will be sufficient in most applications.

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION
ADDRESS				
R68 (44h) DC Servo 1	15	DCS_TRIG_SING LE_3	0	Writing 1 to this bit selects a single DC offset correction for LINEOUTR.
				In readback, a value of 1 indicates that the DC Servo single correction is in progress.
	14	DCS_TRIG_SING LE_2	0	Writing 1 to this bit selects a single DC offset correction for LINEOUTL.
				In readback, a value of 1 indicates that the DC Servo single correction is in progress.
	13	DCS_TRIG_SING LE_1	0	Writing 1 to this bit selects a single DC offset correction for HPOUTR.
				In readback, a value of 1 indicates that the DC Servo single correction is in progress.

The DC Servo control fields associated with active modes (suitable for use on a signal path that is in active use) are described in Table 32.



PD, Rev 4.1, February 2013

WM8912

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
	12	DCS_TRIG_SING LE_0	0	Writing 1 to this bit selects a single DC offset correction for HPOUTL. In readback, a value of 1 indicates that the DC Servo single correction is in progress.
	11	DCS_TRIG_SERI ES_3	0	Writing 1 to this bit selects a series of DC offset corrections for LINEOUTR. In readback, a value of 1 indicates that the DC Servo DAC Write correction is in progress.
	10	DCS_TRIG_SERI ES_2	0	Writing 1 to this bit selects a series of DC offset corrections for LINEOUTL. In readback, a value of 1 indicates that
	9	DCS_TRIG_SERI	0	the DC Servo DAC Write correction is in progress. Writing 1 to this bit selects a series of
		ES_1		DC offset corrections for HPOUTR. In readback, a value of 1 indicates that the DC Servo DAC Write correction is in progress.
	8	DCS_TRIG_SERI ES_0	0	Writing 1 to this bit selects a series of DC offset corrections for HPOUTL. In readback, a value of 1 indicates that the DC Servo DAC Write correction is
R71 (47h) DC Servo 4	6:0	DCS_SERIES_N O_23 [6:0]	010_1010	in progress. Number of DC Servo updates to perform in a series event for LINEOUTL/LINEOUTR. 0 = 1 updates 1 = 2 updates 127 = 128 updates
R72 (48h) DC Servo 5	6:0	DCS_SERIES_N O_01 [6:0]	010 1010	Number of DC Servo updates to perform in a series event for HPOUTL/HPOUTR. 0 = 1 updates 1 = 2 updates 127 = 128 updates
R69 (45h) DC Servo 2	11:8	DCS_TIMER_PE RIOD_23 [3:0]	1010	Time between periodic updates for LINEOUTL/LINEOUTR. Time is calculated as 0.256s x (2^PERIOD) 0000 = Off 0001 = 0.52s 1010 = 266s (4min 26s) 1111 = 8519s (2hr 22s)
	3:0	DCS_TIMER_PE RIOD_01 [3:0]	1010	Time between periodic updates for HPOUTL/HPOUTR. Time is calculated as 0.256s x (2^PERIOD) 0000 = Off 0001 = 0.52s 1010 = 266s (4min 26s) 1111 = 8519s (2hr 22s)

Table 32 DC Servo Active Modes



DC SERVO READBACK

The current DC offset value for each Line and Headphone output channel can be read in two's complement format from the DCS_DAC_WR_VAL_n [7:0] bit fields in Registers R73, R74, R75 and R76. Note that these values may form the basis of settings that are subsequently used by the DC Servo in DAC Write mode.

DIGITAL AUDIO INTERFACE

The digital audio interface is used for inputting DAC data to the WM8912. The digital audio interface uses three pins:

- DACDAT: DAC data input
- LRCLK: Left/Right data alignment clock
- BCLK: Bit clock, for synchronisation

The clock signals BCLK and LRCLK can be outputs when the WM8912 operates as a master, or inputs when it is a slave (see "Master and Slave Mode Operation", below).

Four different audio data formats are supported:

- Left justified
- Right justified
- I2S
- DSP mode

All four of these modes are MSB first. They are described in "Audio Data Formats (Normal Mode)", below. Refer to the "Signal Timing Requirements" section for timing information.

Time Division Multiplexing (TDM) is available in all four data format modes. The WM8912 can be programmed to receive data in one of two time slots.

PCM operation is supported using the DSP mode.

MASTER AND SLAVE MODE OPERATION

The WM8912 digital audio interface can operate in master or slave mode, as shown in Figure 25 and Figure 26.




Figure 25 Master Mode

Figure 26 Slave Mode

In master mode, BCLK is derived from SYSCLK via a programmable division set by BCLK_DIV.




In master mode, LRCLK is derived from BCLK via a programmable division set by LRCLK_RATE. The BCLK input to this divider may be internal or external, allowing mixed master and slave modes.

The direction of these signals and the clock frequencies are controlled as described in the "Digital Audio Interface Control" section.

BCLK and LRCLK can be enabled as outputs in Slave mode, allowing mixed Master/Slave operation - see "Digital Audio Interface Control".

OPERATION WITH TDM

Time division multiplexing (TDM) allows multiple devices to transfer data simultaneously on the same bus. The WM8912 supports TDM in master and slave modes for all data formats and word lengths. TDM is enabled and configured using register bits defined in the "Digital Audio Interface Control" section.






Figure 27 TDM with WM8912 as Master

Figure 28 TDM with other DAC as Master




Figure 29 TDM with Processor as Master



Note: The WM8912 is a 24-bit device. If the user operates the WM8912 in 32-bit mode then the 8 LSBs will be ignored on the DAC input. It is recommended to add a pull-down resistor to the DACDAT line in TDM mode in this case.


BCLK FREQUENCY

The BCLK frequency is controlled relative to SYSCLK by the BCLK_DIV divider. Internal clock divide and phase control mechanisms ensure that the BCLK and LRCLK edges will occur in a predictable and repeatable position relative to each other and relative to the data for a given combination of DAC sample rate and BCLK_DIV settings.

BCLK_DIV is defined in the "Digital Audio Interface Control" section. See also "Clocking and Sample Rates" section for more information.

AUDIO DATA FORMATS (NORMAL MODE)

In Right Justified mode, the LSB is available on the last rising edge of BCLK before a LRCLK transition. All other bits are transmitted before (MSB first). Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles after each LRCLK transition.





In Left Justified mode, the MSB is available on the first rising edge of BCLK following a LRCLK transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles before each LRCLK transition.




Figure 31 Left Justified Audio Interface (assuming n-bit word length)

In I²S mode, the MSB is available on the second rising edge of BCLK following a LRCLK transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of one sample and the MSB of the next.






Figure 32 I2S Justified Audio Interface (assuming n-bit word length)

In DSP mode, the left channel MSB is available on either the 1st (mode B) or 2nd (mode A) rising edge of BCLK (selectable by AIF_LRCLK_INV) following a rising edge of LRCLK. Right channel data immediately follows left channel data. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of the right channel data and the next sample.

In device master mode, the LRC output will resemble the frame pulse shown in Figure 33 and Figure 34. In device slave mode, Figure 35 and Figure 36, it is possible to use any length of frame pulse less than 1/fs, providing the falling edge of the frame pulse occurs greater than one BCLK period before the rising edge of the next frame pulse.




Figure 33 DSP Mode Audio Interface (mode A, AIF_LRCLK_INV=0, Master)




Figure 34 DSP Mode Audio Interface (mode B, AIF_LRCLK_INV=1, Master)






Figure 35 DSP Mode Audio Interface (mode A, AIF_LRCLK_INV=0, Slave)




Figure 36 DSP Mode Audio Interface (mode B, AIF_LRCLK_INV=1, Slave)

PCM operation is supported in DSP interface mode. Mono PCM data received by the WM8912 will be treated as Left Channel data. This data may be routed to the Left/Right DACs as described in the "Digital Mixing" section.

AUDIO DATA FORMATS (TDM MODE)

TDM is supported in master and slave mode and is enabled by the AIFDAC_TDM register bit. All audio interface data formats support time division multiplexing (TDM) for DAC data.

Two time slots are available (Slot 0 and Slot 1), selected by the AIFDAC_TDM_CHAN register bit.

When TDM is enabled, BCLK frequency must be high enough to allow data from both time slots to be transferred. The relative timing of Slot 0 and Slot 1 depends upon the selected data format as shown in Figure 37 to Figure 41.

	■1/fs						
		LEFT CHANNEL			RIGHT CHANNEL	L	
LRCLK							
BCLK				JJJ		······	
DACDAT		SLOTO	SLOT 1		SLOT 0	SLOT1	

Figure 37 TDM in Right-Justified Mode







Figure 38 TDM in Left-Justified Mode








Figure 40 TDM in DSP Mode A




Figure 41 TDM in DSP Mode B



DIGITAL AUDIO INTERFACE CONTROL

The register bits controlling audio data format, word length, left/right channel data source and TDM are summarised in Table 33.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R24 (18h)	5	AIFDACL_SR	0	Left DAC Data Source Select
Audio		С		0 = Left DAC outputs left channel data
Interface 0				1 = Left DAC outputs right channel data
	4	AIFDACR_SR	1	Right DAC Data Source Select
		С		0 = Right DAC outputs left channel data
				1 = Right DAC outputs right channel data
R25 (19h)	13	AIFDAC_TDM	0	DAC TDM Enable
Audio				0 = Normal DACDAT operation
Interface 1				1 = TDM enabled on DACDAT
	12	AIFDAC_TDM	0	DACDAT TDM Channel Select
		_CHAN		0 = DACDAT data input on slot 0
				1 = DACDAT data input on slot 1
	7	AIF_BCLK_IN	0	BCLK Invert
		V		0 = BCLK not inverted
				1 = BCLK inverted
	4	AIF_LRCLK_I	0	LRC Polarity / DSP Mode A-B select.
		NV		Right, left and I2S modes – LRC polarity
				0 = Not Inverted
				1 = Inverted
				DSP Mode – Mode A-B select
				0 = MSB is available on 2nd BCLK rising edge after LRC rising edge (mode A)
				1 = MSB is available on 1st BCLK rising edge after LRC rising edge (mode B)
	3:2	AIF_WL [1:0]	10	Digital Audio Interface Word Length
				00 = 16 bits
				01 = 20 bits
				10 = 24 bits
				11 = 32 bits
	1:0	AIF_FMT [1:0]	10	Digital Audio Interface Format
				00 = Right Justified
				01 = Left Justified
				10 = I2S
				11 = DSP

Table 33 Digital Audio Interface Data Control

AUDIO INTERFACE OUTPUT TRI-STATE

Register bit AIF_TRIS can be used to tri-state the audio interface pins as described in Table 34. All digital audio interface pins will be tri-stated by this function, regardless of the state of other registers which control these pin configurations.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R25 (19h)	8	AIF_TRIS	0	Audio Interface Tristate
Audio				0 = Audio interface pins operate normally
Interface 1				1 = Tristate all audio interface pins

Table 34 Digital Audio Interface Tri-State Control



BCLK AND LRCLK CONTROL

The audio interface can be programmed to operate in master mode or slave mode using the BCLK_DIR and LRCLK_DIR register bits. In master mode, the BCLK and LRCLK signals are generated by the WM8912 when either of the DACs is enabled. In slave mode, the BCLK and LRCLK clock outputs are disabled by default to allow another digital audio interface to drive these pins.

It is also possible to force the BCLK or LRCLK signals to be output using BCLK_DIR and LRCLK_DIR, allowing mixed master and slave modes. The BCLK_DIR and LRCLK_DIR fields are defined in Table 35.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R25 (19h)	6	BCLK_DIR	0	Audio Interface BCLK Direction
Audio				0 = BCLK is input
Interface 1				1 = BCLK is output
R26 (1Ah)	4:0	BCLK_DIV	0_0100	BCLK Frequency (Master Mode)
Audio		[4:0]		00000 = SYSCLK
Interface 2				00001 = SYSCLK / 1.5
				00010 = SYSCLK / 2
				00011 = SYSCLK / 3
				00100 = SYSCLK / 4
				00101 = SYSCLK / 5
				00110 = SYSCLK / 5.5
				00111 = SYSCLK / 6
				01000 = SYSCLK / 8 (default)
				01001 = SYSCLK / 10
				01010 = SYSCLK / 11
				01011 = SYSCLK / 12
				01100 = SYSCLK / 16
				01101 = SYSCLK / 20
				01110 = SYSCLK / 22
				01111 = SYSCLK / 24
				10000 = SYSCLK / 25
				10001 = SYSCLK / 30
				10010 = SYSCLK / 32
				10011 = SYSCLK / 44
				10100 = SYSCLK / 48
R27 (1Bh)	11	LRCLK_DIR	0	Audio Interface LRC Direction
Audio				0 = LRC is input
Interface 3				1 = LRC is output
	10:0	LRCLK_RATE	000_0100	LRC Rate (Master Mode)
		[10:0]	_0000	LRC clock output = BCLK / LRCLK_RATE
				Integer (LSB = 1)
				Valid range: 8 to 2047

Table 35 Digital Audio Interface Clock Control



COMPANDING

The WM8912 supports A-law and $\mu\text{-law}$ companding on the digital receive (DAC) path as shown in Table 36.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R24 (18h)	1	DAC_COMP	0	DAC Companding Enable
Audio				0 = disabled
Interface 0				1 = enabled
	0	DAC_COMPMODE	0	DAC Companding Type
				0 = μ-law
				1 = A-law

Table 36 Companding Control

Companding involves using a piecewise linear approximation of the following equations (as set out by ITU-T G.711 standard) for data compression:

 μ -law (where μ =255 for the U.S. and Japan):

$F(x) = ln(1 + \mu x) / ln(1 + \mu)$	-1 ≤ x ≤ 1
A-law (where A=87.6 for Europe):	

F(x) = A x / (1 + InA)	x ≤ 1/A
F(x) = (1 + InA x) / (1 + InA)	1/A ≤ x ≤ 1

The companded data is also inverted as recommended by the G.711 standard (all 8 bits are inverted for μ -law, all even data bits are inverted for A-law). The data will be transmitted as the first 8 MSBs of data.

Companding converts 13 bits (μ -law) or 12 bits (A-law) to 8 bits using non-linear quantization. This provides greater precision for low amplitude signals than for high amplitude signals, resulting in a greater usable dynamic range than 8 bit linear quantization. The companded signal is an 8-bit word comprising sign (1 bit), exponent (3 bits) and mantissa (4 bits).

8-bit mode is selected whenever DAC_COMP=1. The use of 8-bit data allows samples to be passed using as few as 8 BCLK cycles per LRCLK frame. When using DSP mode B, 8-bit data words may be transferred consecutively every 8 BCLK cycles.

8-bit mode (without Companding) may be enabled by setting DAC_COMPMODE=1 when DAC_COMP=0.

BIT7	BIT [6:4]	BIT [3:0]
SIGN	EXPONENT	MANTISSA

Table 37 8-bit Companded Word Composition






Figure 42 µ-Law Companding




Figure 43 A-Law Companding



DIGITAL PULL-UP AND PULL-DOWN

The WM8912 provides integrated pull-up and pull-down resistors on each of the MCLK, DACDAT, LRCLK and BCLK pins. This provides a flexible capability for interfacing with other devices. Each of the pull-up and pull-down resistors can be configured independently using the register bits described in Table 38.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R126 (7Eh)	7	MCLK_PU	0	MCLK pull-up resistor enable
Digital Pulls				0 = pull-up disabled
				1 = pull-up enabled
	6	MCLK_PD	0	MCLK pull-down resistor enable
				0 = pull-down disabled
				1 = pull-down enabled
	5	DACDAT_PU	0	DACDAT pull-up resistor enable
				0 = pull-up disabled
				1 = pull-up enabled
	4	DACDAT_PD	0	DACDAT pull-down resistor enable
				0 = pull-down disabled
				1 = pull-down enabled
	3	LRCLK_PU	0	LRCLK pull-up resistor enable
				0 = pull-up disabled
				1 = pull-up enabled
	2	LRCLK_PD	0	LRCLK pull-down resistor enable
				0 = pull-down disabled
				1 = pull-down enabled
	1	BCLK_PU	0	BCLK pull-up resistor enable
				0 = pull-up disabled
				1 = pull-up enabled
	0	BCLK_PD	0	BCLK pull-down resistor enable
				0 = pull-down disabled
				1 = pull-down enabled

Table 38 Digital Audio Interface Pull-Up and Pull-Down Control



CLOCKING AND SAMPLE RATES

The internal clocks for the WM8912 are all derived from a common internal clock source, SYSCLK. This clock is the reference for the DACs, DSP core functions, digital audio interface, DC servo control and other internal functions.

SYSCLK can either be derived directly from MCLK, or may be generated from a Frequency Locked Loop (FLL) using MCLK, BCLK or LRCLK as a reference. Many commonly-used audio sample rates can be derived directly from typical MCLK frequencies; the FLL provides additional flexibility for a wide range of MCLK frequencies. To avoid audible glitches, all clock configurations must be set up before enabling playback. The FLL can be used to generate a free-running clock in the absence of an external reference source; see "Frequency Locked Loop" for further details.

The WM8912 supports automatic clocking configuration. The programmable dividers associated with the DACs, DSP core functions and DC servo are configured automatically, with values determined from the CLK_SYS_RATE and SAMPLE_RATE fields. The user must also configure the OPCLK (if required), the TOCLK (if required) and the Digital Audio Interface.

Oversample rates of 64fs or 128fs are supported (based on a 48kHz sample rate).

A 256kHz clock, supporting a number of internal functions, is derived from SYSCLK.

The DC servo control is clocked from SYSCLK.

A GPIO Clock, OPCLK, can be derived from SYSCLK and output on a GPIO pin to provide clocking to other devices. This clock is enabled by OPCLK_ENA and controlled by OPCLK_DIV.


A slow clock, TOCLK, is used to de-bounce the button/accessory detect inputs, and to set the timeout period for volume updates when zero-cross detect is used. This clock is enabled by TOCLK_ENA and controlled by TOCLK_RATE, TOCLK_RATE_X4 and TOCLK_RATE_DIV16.


In master mode, BCLK is derived from SYSCLK via a programmable divider set by BCLK_DIV. In master mode, the LRCLK is derived from BCLK via a programmable divider LRCLK_RATE. The LRCLK can be derived from an internal or external BCLK source, allowing mixed master/slave operation.

The control registers associated with Clocking and Sample Rates are shown in Table 39 to Table 43.

The overall clocking scheme for the WM8912 is illustrated in Figure 44.







SYSCLK CONTROL

The SYSCLK_SRC bit is used to select the source for SYSCLK. The source may be either the selected MCLK source or the FLL output. The MCLK source can be inverted or non-inverted, as selected by the MCLK_INV bit. The selected source may also be adjusted by the MCLK_DIV divider to generate SYSCLK. These register fields are described in Table 39. See "Frequency Locked Loop (FLL)" for more details of the Frequency Locked Loop clock generator.

The SYSCLK signal is enabled by register bit CLK_SYS_ENA. This bit should be set to 0 when reconfiguring clock sources. It is not recommended to change SYSCLK_SRC while the CLK_SYS_ENA bit is set.

The following operating frequency limits must be observed when configuring SYSCLK. Failure to observe these limits will result in degraded noise performance and/or incorrect DAC functionality.

- SYSCLK ≥ 3MHz
- If DAC_OSR128 = 1 then SYSCLK \geq 6MHz
- If DAC_MONO = 1, then SYSCLK \geq 64 x fs
- If DAC_MONO = 0, then SYSCLK ≥ 128 x fs

Note that DAC Mono mode (DAC_MONO = 1) is only valid when one or other DAC is disabled. If both DACs are enabled, then the minimum SYSCLK for clocking the DACs is 128 x fs.



The SYSCLK control register fields are defined in Table 39.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R22 (16h)	15	MCLK_INV	0	MCLK Invert
Clock Rates				0 = MCLK not inverted
2				1 = MCLK inverted
	14	SYSCLK_SRC	0	SYSCLK Source Select
				0 = MCLK
				1 = FLL output
	2	CLK_SYS_ENA	0	System Clock enable
				0 = Disabled
				1 = Enabled
R20 (14h)	0	MCLK_DIV	0	Enables divide by 2 on MCLK
Clock Rates				0 = SYSCLK = MCLK
0				1 = SYSCLK = MCLK / 2

Table 39 MCLK and SYSCLK Control

CONTROL INTERFACE CLOCKING

Register map access is possible with or without a Master Clock (MCLK). However, if CLK_SYS_ENA has been set to 1, then a Master Clock must be present for control register Read/Write operations. If CLK_SYS_ENA = 1 and MCLK is not present, then register access will be unsuccessful. (Note that read/write access to register R22, containing CLK_SYS_ENA, is always possible.)

If it cannot be assured that MCLK is present when accessing the register map, then it is required to set CLK_SYS_ENA = 0 to ensure correct operation.

Note that MCLK is always required when using HPOUTL, HPOUTR, LINEOUTL or LINEOUTR.

CLOCKING CONFIGURATION

The WM8912 supports a wide range of standard audio sample rates from 8kHz to 96kHz. The Automatic Clocking Configuration simplifies the configuration of the clock dividers in the WM8912 by deriving most of the required parameters from a minimum number of user registers.

The SAMPLE_RATE field selects the sample rate, fs, of the DAC.

The CLK_SYS_RATE fields must be set according to the ratio of SYSCLK to fs. When these fields are set correctly, the Sample Rate Decoder circuit automatically determines the clocking configuration for all other circuits within the WM8912.

A high performance mode of DAC operation can be selected by setting the DAC_OSR128 bit; in 48kHz sample mode, the DAC_OSR128 feature results in 128x oversampling. Audio performance is improved, but power consumption is also increased.



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R33 (21h)	6	DAC_OSR128	0	DAC Oversample Rate Select
DAC Digital				0 = Low power (normal OSR)
1				1 = High performance (double OSR)
R21 (15h)	13:10	CLK_SYS_RAT	0011	Selects the SYSCLK / fs ratio
Clock Rates		E [3:0]		0000 = 64
1				0001 = 128
				0010 = 192
				0011 = 256
				0100 = 384
				0101 = 512
				0110 = 768
				0111 = 1024
				1000 = 1408
				1001 = 1536
	2:0	SAMPLE_RATE	101	Selects the Sample Rate (fs)
		[2:0]		000 = 8kHz
				001 = 11.025kHz, 12kHz
				010 = 16kHz
				011 = 22.05kHz, 24kHz
				100 = 32kHz
				101 = 44.1kHz, 48kHz
				110 to 111 = Reserved

Table 40 Automatic Clocking Configuration Control

DAC CLOCK CONTROL

The clocking of the DAC circuits is derived from CLK_DSP, which is enabled by CLK_DSP_ENA. CLK_DSP is generated from SYSCLK which is separately enabled, using the register bit CLK_SYS_ENA.

Note that higher performance DAC operation can be achieved by increasing the DAC oversample rate - see Table 40.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R22 (16h)	1	CLK_DSP_ENA	0	DSP Clock enable
Clock Rates 2				0 = Disabled
				1 = Enabled

Table 41 ADC / DAC Clock Control

OPCLK CONTROL

A clock output (OPCLK) derived from SYSCLK may be output on a GPIO pin. This clock is enabled by register bit OPCLK_ENA, and its frequency is controlled by OPCLK_DIV.

This output of this clock is also dependent upon the GPIO register settings described under "General Purpose Input/Output (GPIO)".



Production Data

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R22 (16h)	3	OPCLK_ENA	0	GPIO Clock Output Enable
Clock Rates 2				0 = disabled
				1 = enabled
R26 (1Ah)	11:8	OPCLK_DIV [3:0]	0000	GPIO Output Clock Divider
Audio				0000 = SYSCLK
Interface 2				0001 = SYSCLK / 2
				0010 = SYSCLK / 3
				0011 = SYSCLK / 4
				0100 = SYSCLK / 5.5
				0101 = SYSCLK / 6
				0110 = SYSCLK / 8
				0111 = SYSCLK / 12
				1000 = SYSCLK / 16
				1001 to 1111 = Reserved

Table 42 OPCLK Control

TOCLK CONTROL

A slow clock (TOCLK) is derived from the internally generated 256kHz clock to enable input debouncing and volume update timeout functions. This clock is enabled by register bit TOCLK_ENA, and its frequency is controlled by TOCLK_RATE and TOCLK_RATE_X4, as described in Table 43.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R22 (16h)	12	TOCLK_RATE	0	TOCLK Rate Divider (/2)
Clock Rates 2				0 = f / 2
				1 = f / 1
	0	TOCLK_ENA	0	Zero Cross timeout enable
				0 = Disabled
				1 = Enabled
R20 (14h)	14	TOCLK_RATE_	0	TOCLK Rate Divider (/16)
Clock Rates 0		DIV16		0 = f / 1
				1 = f / 16
	13	TOCLK_RATE_	0	TOCLK Rate Multiplier
		X4		0 = f x 1
				1 = f x 4

Table 43 TOCLK Control

A list of possible TOCLK rates is provided in Table 44.

			TOCLK	
TOCLK_RATE	TOCLK_RATE_X4	TOCLK_RATE_DIV16	FREQ (Hz)	PERIOD (ms)
1	1	0	1000	1
0	1	0	500	2
1	0	0	250	4
0	0	0	125	8
1	1	1	62.5	16
0	1	1	31.25	32
1	0	1	15.625	64
0	0	1	7.8125	128

Table 44 TOCLK Rates



DAC OPERATION AT 88.2K / 96K

The WM8912 supports DAC operation at 88.2kHz and 96kHz sample rates. This section details specific conditions applicable to these operating modes.

For DAC operation at 88.2kHz or 96kHz sample rates, the available clocking configurations are detailed in Table 45. DAC operation at these sample rates is achieved by setting the SAMPLE_RATE field to half the required sample rate (eg. select 48kHz for 96kHz mode).

For DAC operation at 88.2kHz or 96kHz sample rates, the DAC_OSR128 register must be set to 0. ReTune[™] Mobile can not be used during 88.2kHz or 96kHz operation, so EQ_ENA must be set to 0.

The SYSCLK frequency is derived from MCLK. The maximum MCLK frequency is defined in the "Signal Timing Requirements" section.

SAMPLE RATE	REGISTER CONFIGURATION	CLOCKING RATIO
88.2kHz	SAMPLE_RATE = 101	SYSCLK = 128 x fs
	CLK_SYS_RATE = 0001 (SYSCLK / fs = 128)	
	BCLK_DIV = 00010	
	LRCLK_RATE = 040h	
96kHz	SAMPLE_RATE = 101	SYSCLK = 128 x fs
	CLK_SYS_RATE = 0001 (SYSCLK / fs = 128)	
	BCLK_DIV = 00010	
	LRCLK_RATE = 040h	

Table 45 DAC Operation at 88.2kHz and 96kHz Sample Rates



FREQUENCY LOCKED LOOP (FLL)

The integrated FLL can be used to generate SYSCLK from a wide variety of different reference sources and frequencies. The FLL can use either MCLK, BCLK or LRCLK as its reference, which may be a high frequency (eg. 12.288MHz) or low frequency (eg. 32,768kHz) reference. The FLL is tolerant of jitter and may be used to generate a stable SYSCLK from a less stable input signal. The FLL characteristics are summarised in "Electrical Characteristics".

Note that the FLL can be used to generate a free-running clock in the absence of an external reference source. This is described in the "Free-Running FLL Clock" section below.

The FLL is enabled using the FLL_ENA register bit. Note that, when changing FLL settings, it is recommended that the digital circuit be disabled via FLL_ENA and then re-enabled after the other register settings have been updated. When changing the input reference frequency F_{REF} , it is recommended the FLL be reset by setting FLL_ENA to 0.

The FLL_CLK_REF_SRC field allows MCLK, BCLK or LRCLK to be selected as the input reference clock.

The field FLL_CLK_REF_DIV provides the option to divide the input reference (MCLK, BCLK or LRCLK) by 1, 2, 4 or 8. This field should be set to bring the reference down to 13.5MHz or below. For best performance, it is recommended that the highest possible frequency - within the 13.5MHz limit - should be selected.

The field FLL_CTRL_RATE controls internal functions within the FLL; it is recommended that only the default setting be used for this parameter. FLL_GAIN controls the internal loop gain and should be set to the recommended value quoted in Table 48.

The FLL output frequency is directly determined from FLL_FRATIO, FLL_OUTDIV and the real number represented by FLL_N and FLL_K. The field FLL_N is an integer (LSB = 1); FLL_K is the fractional portion of the number (MSB = 0.5). The fractional portion is only valid when enabled by the field FLL_FRACN_ENA.

It is recommended that FLL_FRACN_ENA is enabled at all times. Power consumption in the FLL is reduced in integer mode; however, the performance may also be reduced, with increased noise or jitter on the output.

If low power consumption is required, then FLL settings must be chosen when N.K is an integer (ie. $FLL_K = 0$). In this case, the fractional mode can be disabled by setting $FLL_FRACN_ENA = 0$.

For best FLL performance, a non-integer value of N.K is required. In this case, the fractional mode must be enabled by setting FLL_FRACN_ENA = 1. The FLL settings must be adjusted, if necessary, to produce a non-integer value of N.K.

The FLL output frequency is generated according to the following equation:

 $F_{OUT} = (F_{VCO} / FLL_OUTDIV)$

The FLL operating frequency, F_{VCO} is set according to the following equation:

 $F_{VCO} = (F_{REF} \times N.K \times FLL_FRATIO)$

See Table 48 for the coding of the FLL_OUTDIV and FLL_FRATIO fields.

F_{REF} is the input frequency, as determined by FLL_CLK_REF_DIV.

F_{VCO} must be in the range 90-100 MHz. Frequencies outside this range cannot be supported.

Note that the output frequencies that do not lie within the ranges quoted above cannot be guaranteed across the full range of device operating temperatures.



In order to follow the above requirements for F_{VCO} , the value of FLL_OUTDIV should be selected according to the desired output F_{OUT} . The divider, FLL_OUTDIV, must be set so that F_{VCO} is in the range 90-100MHz. The available divisions are integers from 4 to 64. Some typical settings of FLL_OUTDIV are noted in Table 46.

OUTPUT FREQUENCY Fout	FLL_OUTDIV
2.8125 MHz - 3.125 MHz	011111 (divide by 32)
3.75 MHz - 4.1667 MHz	011000 (divide by 24)
5.625 MHz - 6.25 MHz	001111 (divide by 16)
11.25 MHz - 12.5 MHz	000111 (divide by 8)
18 MHz - 20 MHz	000100 (divide by 5)
22.5 MHz - 25 MHz	000011 (divide by 4)

Table 46 Selection of FLL_OUTDIV

The value of FLL_FRATIO should be selected as described in Table 47.

REFERENCE FREQUENCY FREF	FLL_FRATIO
1MHz - 13.5MHz	0h (divide by 1)
256kHz - 1MHz	1h (divide by 2)
128kHz - 256kHz	2h (divide by 4)
64kHz - 128kHz	3h (divide by 8)
Less than 64kHz	4h (divide by 16)

Table 47 Selection of FLL_FRATIO

In order to determine the remaining FLL parameters, the FLL operating frequency, F_{VCO} , must be calculated, as given by the following equation:

 $F_{VCO} = (F_{OUT} \times FLL_OUTDIV)$

The value of FLL_N and FLL_K can then be determined as follows:

N.K = F_{VCO} / (FLL_FRATIO x F_{REF})

See Table 48 for the coding of the FLL_OUTDIV and FLL_FRATIO fields.

Note that F_{REF} is the input frequency, after division by FLL_CLK_REF_DIV, where applicable.

In FLL Fractional Mode, the fractional portion of the N.K multiplier is held in the FLL_K register field. This field is coded as a fixed point quantity, where the MSB has a weighting of 0.5. Note that, if desired, the value of this field may be calculated by multiplying K by 2^{16} and treating FLL_K as an integer value, as illustrated in the following example:

If N.K = 8.192, then K = 0.192

Multiplying K by 2^{16} gives 0.192 x 65536 = 12582.912 (decimal)

Apply rounding to the nearest integer = 12583 (decimal) = 3127 (hex)

For best performance, FLL Fractional Mode should always be used. Therefore, if the calculations yield an integer value of N.K, then it is recommended to adjust FLL_OUTDIV in order to obtain a non-integer value of N.K. Care must always be taken to ensure that the FLL operating frequency, F_{VCO} , is within its recommended limits of 90-100 MHz.

The register fields that control the FLL are described in Table 48. Example settings for a variety of reference frequencies and output frequencies are shown in Table 50.



WM8912

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION
ADDRESS	511			DESCRIPTION
R116 (74h)	2	FLL_FRACN_E	0	FLL Fractional enable
FLL Control 1		NA		0 = Integer Mode
				1 = Fractional Mode
				Fractional Mode
				(FLL_FRACN_ENA=1) is
	1		0	recommended in all cases FLL Oscillator enable
	1	FLL_OSC_ENA	0	0 = Disabled
				1 = Enabled
				T = Enabled
				FLL_OSC_ENA must be enabled
				before enabling FLL_ENA.
				Note that this field is required for free-
				running FLL modes only.
	0	FLL_ENA	0	FLL Enable
				0 = Disabled
				1 = Enabled
				FLL_OSC_ENA must be enabled before enabling FLL_ENA.
R117 (75h)	13:8	FLL_OUTDIV	00_0000	FLL FOUT clock divider
FLL Control 2		[5:0]		00_0000 = Reserved
				00_0001 = Reserved
				00_0010 = Reserved
				00_0011 = 4
				00_0100 = 5
				00_0101 = 6
				11_1110 = 63
				11_1111 = 64
				(FOUT = FVCO / FLL_OUTDIV)
	6:4	FLL_CTRL_RAT	000	Frequency of the FLL control block
		E [2:0]		000 = FVCO / 1 (Recommended
				value)
				001 = FVCO / 2
				010 = FVCO / 3
				011 = FVCO / 4
				100 = FVCO / 5
				101 = FVCO / 6
				110 = FVCO / 7
				111 = FVCO / 8
				Recommended that these are not changed from default.



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
	2:0	FLL_FRATIO [2:0]	111	FVCO clock divider 000 = 1 001 = 2 010 = 4 011 = 8
				1XX = 16 000 recommended for high FREF
				011 recommended for low FREF
R118 (76h) FLL Control 3	15:0	FLL_K [15:0]	0000h	Fractional multiply for F _{REF} (MSB = 0.5)
R119 (77h) FLL Control 4	14:5	FLL_N [9:0]	177h	Integer multiply for F _{REF} (LSB = 1)
	3:0	FLL_GAIN [3:0]	Oh	Gain applied to error $0000 = x 1$ (Recommended value) $0001 = x 2$ $0010 = x 4$ $0011 = x 8$ $0100 = x 16$ $0101 = x 32$ $0111 = x 32$ $0111 = x 64$ $0111 = x 256$ Recommended that these are not changed from default.
R120 (78h) FLL Control 5	4:3	FLL_CLK_REF_ DIV [1:0]	00	FLL Clock Reference Divider 00 = MCLK / 1 01 = MCLK / 2 10 = MCLK / 4 11 = MCLK / 8 MCLK (or other input reference) must be divided down to <=13.5MHz. For lower power operation, the reference clock can be divided down further if desired.
	1:0	FLL_CLK_REF_ SRC [1:0]	00	FLL Clock source 00 = MCLK 01 = BCLK 10 = LRCLK 11 = Reserved

Table 48 FLL Register Map

FREE-RUNNING FLL CLOCK

The FLL can generate a clock signal even when no external reference is available. However, it should be noted that the accuracy of this clock is reduced, and a reference source should always be used where possible. Note that, in free-running mode, the FLL is not sufficiently accurate for hi-fi DAC applications. However, the free-running mode is suitable for clocking most other functions, including the Write Sequencer, Charge Pump, DC Servo and Class W output driver.



If an accurate reference clock is available at FLL start-up, then the FLL should be configured as described above. The FLL will continue to generate a stable output clock after the reference input is stopped or disconnected.

If no reference clock is available at the time of starting up the FLL, then an internal clock frequency of approximately 12MHz can be generated by enabling the FLL Analogue Oscillator using the FLL_OSC_ENA register bit, and setting F_{OUT} clock divider to divide by 8 (FLL_OUTDIV = 07h), as defined in Table 48. Under recommended operating conditions, the FLL output may be forced to approximately 12MHz by then enabling the FLL_FRC_NCO bit and setting FLL_FRC_NCO_VAL to 19h (see Table 49). The resultant SYSCLK delivers the required clock frequencies for the Class W output driver, DC Servo, Charge Pump and other functions. Note that the value of FLL_FRC_NCO_VAL may be adjusted to control F_{OUT} , but care should be taken to maintain the correct relationship between SYSCLK and the aforementioned functional blocks.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R248 (F8h) FLL NCO Test 1	5:0	FLL_FRC_NCO_ VAL [5:0]	01_1001	FLL Forced oscillator value Valid range is 000000 to 111111 0x19h (011001) = 12MHz approx (Note that this field is required for free-running FLL modes only)
R247 (F7h) FLL NCO Test 0	0	FLL_FRC_NCO	0	FLL Forced control select 0 = Normal 1 = FLL oscillator controlled by FLL_FRC_NCO_VAL (Note that this field is required for free-running FLL modes only)

Table 49 FLL Free-Running Mode

In both cases described above, the FLL must be selected as the SYSCLK source by setting SYSCLK_SRC (see Table 39). Note that, in the absence of any reference clock, the FLL output is subject to a very wide tolerance. See "Electrical Characteristics" for details of the FLL accuracy.

EXAMPLE FLL CALCULATION

To generate 12.288 MHz output (F_{OUT}) from a 12.000 MHz reference clock (F_{REF}):

- Set FLL_CLK_REF_DIV in order to generate $F_{REF} \le 13.5$ MHz: FLL_CLK_REF_DIV = 00 (divide by 1)
- Set FLL_CTRL_RATE to the recommended setting: FLL_CTRL_RATE = 000 (divide by 1)
- Sett FLL_GAIN to the recommended setting: FLL_GAIN = 0000 (multiply by 1)
- Set FLL_OUTDIV for the required output frequency as shown in Table 46:-F_{OUT} = 12.288 MHz, therefore FLL_OUTDIV = 07h (divide by 8)
- Set FLL_FRATIO for the given reference frequency as shown in Table 47: F_{REF} = 12MHz, therefore FLL_FRATIO = 0h (divide by 1)
- Calculate F_{VCO} as given by F_{VCO} = F_{OUT} x FLL_OUTDIV:- F_{VCO} = 12.288 x 8 = 98.304MHz
- Calculate N.K as given by N.K = F_{VCO} / (FLL_FRATIO x F_{REF}): N.K = 98.304 / (1 x 12) = 8.192
- Determine FLL_N and FLL_K from the integer and fractional portions of N.K:-FLL_N is 8. FLL_K is 0.192
- Confirm that N.K is a fractional quantity and set FLL_FRACN_ENA: N.K is fractional. Set FLL_FRACN_ENA = 1. Note that, if N.K is an integer, then an alternative value of FLL_FRATIO should be selected in order to produce a fractional value of N.K.



GPIO OUTPUTS FROM FLL

The WM8912 has an internal signal which indicates whether the FLL Lock has been achieved. The FLL Lock status is an input to the Interrupt control circuit and can be used to trigger an Interrupt event - see "Interrupts".

The FLL Lock signal can be output directly on a GPIO pin as an external indication of FLL Lock. See "General Purpose Input/Output (GPIO)" for details of how to configure a GPIO pin to output the FLL Lock signal.

The FLL Clock can be output directly on a GPIO pin as a clock signal for other circuits. Note that the FLL Clock may be output even if the FLL is not selected as the WM8912 SYSCLK source. The clocking configuration is illustrated in Figure 44. See "General Purpose Input/Output (GPIO)" for details of how to configure a GPIO pin to output the FLL Clock.

EXAMPLE FLL SETTINGS

Table 50 provides example FLL settings for generating common SYSCLK frequencies from a variety of low and high frequency reference inputs.

F _{REF}	Fout	FLL_CLK_ REF_DIV	F _{vco}	FLL_N	FLL_K	FLL_ FRATIO	FLL_ OUTDIV	FLL_ FRACN _ENA
32.768	12.288	Divide by 1	98.304	187	0.5	16	8	1
kHz	MHz	(0h)	MHz	(0BBh)	(8000h)	(4h)	(7h)	
32.768	11.288576	Divide by 1	90.308608	344	0.5	8	8	1
kHz	MHz	(0h)	MHz	(158h)	(8000h)	(3h)	(7h)	
32.768	11.2896	Divide by 1	90.3168	344	0.53125	8	8	1
kHz	MHz	(0h)	MHz	(158h)	(8800h)	(3h)	(7h)	
48	12.288	Divide by 1	98.304	256	0	8	8	0
kHz	MHz	(0h)	MHz	(100h)	(0000h)	(3h)	(7h)	
12.000	12.288	Divide by 1	98.3040	8	0.192	1	8	1
MHz	MHz	(0h)	MHz	(008h)	(3127h)	(0h)	(7h)	
12.000	11.289597	Divide by 1	90.3168	7	0.526398	1	8	1
MHz	MHz	(0h)	MHz	(007h)	(86C2h)	(0h)	(7h)	
12.288	12.288	Divide by 1	98.304	8	0	1	8	0
MHz	MHz	(0h)	MHz	(008h)	(0000h)	(0h)	(7h)	
12.288	11.2896	Divide by 1	90.3168	7	0.35	1	8	1
MHz	MHz	(0h)	MHz	(007h)	(599Ah)	(0h)	(7h)	
13.000	12.287990	Divide by 1	98.3040	7	0.56184	1	8	1
MHz	MHz	(0h)	MHz	(007h)	(8FD5h)	(0h)	(7h)	
13.000	11.289606	Divide by 1	90.3168	6	0.94745	1	8	1
MHz	MHz	(0h)	MHz	(006h)	(F28Ch)	(0h)	(7h)	
19.200	12.287988	Divide by 2	98.3039	5	0.119995	1	8	1
MHz	MHz	(1h)	MHz	(005h)	(1EB8h)	(0h)	(7h)	
19.200	11.289588	Divide by 2	90.3168	4	0.703995	1	8	1
MHz	MHz	(1h)	MHz	(004h)	(B439h)	(0h)	(7h)	

Table 50 Example FLL Settings



GENERAL PURPOSE INPUT/OUTPUT (GPIO)

The WM8912 provides two multi-function pins which can be configured to provide a number of different functions. These are digital input/output pins on the DBVDD power domain. The GPIO pins are:

- IRQ/GPIO1
- BCLK/GPIO4

Each general purpose I/O pin can be configured to be a GPIO input or configured as one of a number of output functions. Signal de-bouncing can be selected on GPIO input pins for use with jack/button detect applications. Table 51 lists the functions that are available on each of the GPIO pins.

GPIO PIN FUNCTION	GPIO PINS			
	IRQ / GPIO1	BCLK / GPIO4		
GPIO input	Yes	Yes		
(including jack/button detect)				
GPIO output	Yes	Yes		
BCLK	No	Yes		
Interrupt (IRQ)	Yes	Yes		
FLL Lock output	Yes	Yes		
FLL Clock output	Yes	Yes		

Table 51 GPIO Functions

IRQ/GPIO1

The IRQ/GPIO1 pin is configured using the register bits described in Table 52. By default, this pin is IRQ output with pull-down resistor enabled.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R121 (79h)	5	GPIO1_PU	0	GPIO1 pull-up resistor enable
GPIO				0 = pull-up disabled
Control 1				1 = pull-up enabled
	4	GPIO1_PD	1	GPIO1 pull-down resistor enable
				0 = pull-down disabled
				1 = pull-down enabled
	3:0	GPIO1_SEL [3:0]	0100	GPIO1 Function Select
				0000 = GPIO input
				0001 = Clock output (f=SYSCLK/OPCLKDIV)
				0010 = Logic '0' output
				0011 = Logic '1' output
				0100 = IRQ output (default)
				0101 = FLL Lock output
				0110 = Reserved
				0111 = Reserved
				1000 = Reserved
				1001 = FLL Clock output
L				1010 to 1111 = Reserved

Table 52 IRQ/GPIO1 Control



BCLK/GPIO4

The BCLK/GPIO4 pin is configured using the register bits described in Table 53. By default, this pin provides the BCLK function associated with the Digital Audio Interface. The BCLK function can operate in slave mode (BCLK input) or in master mode (BCLK output), depending on the BCLK_DIR register bit as described in the "Digital Audio Interface" section.

It is possible to configure the BCLK/GPIO4 pin to provide various GPIO functions; in this case, the BCLK function is provided using the MCLK pin. Note that the BCLK function is always in slave mode (BCLK input) in this mode.

To select the GPIO4 functions, it is required to set BCLK_DIR = 0 (see Table 35) and to set GPIO_BCLK_MODE_ENA = 1 (see Table 53 below). In this configuration, the MCLK input is used as the bit-clock (BCLK) for the Digital Audio Interface.

When the BCLK/GPIO4 pin is configured as GPIO4, then the pin function is determined by the GPIO_BCLK_SEL register field.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R124 (7Ch)	7	GPIO_BCLK_MODE_	0	Selects BCLK/GPIO4 pin function
GPIO		ENA		0 = BCLK/GPIO4 is used as BCLK
Control 4				1 = BCLK/GPIO4 is used as GPIO.
				MCLK provides the BCLK in the AIF in this mode.
	3:0	GPIO_BCLK_SEL	0000	BCLK/GPIO4 function select:
		[3:0]		0000 = GPIO input (default)
				0001 = Clock output
				(f=SYSCLK/OPCLKDIV)
				0010 = Logic '0' output
				0011 = Logic '1' output
				0100 = IRQ output
				0101 = FLL Lock output
				0110 = Reserved
				0111 = Reserved
				1000 = Reserved
				1001 = FLL Clock output
				1010 to 1111 = Reserved

Table 53 BCLK/GPIO4 Control



INTERRUPTS

The Interrupt Controller has multiple inputs; these include the GPIO input pins and other internal signals. Any combination of these inputs can be used to trigger an Interrupt Output (IRQ) event.

WM8912 interrupt events may be triggered in response to external GPIO inputs, FLL Lock status or Write Sequencer status. Note that the GPIO inputs are only supported as interrupt events when the respective pin is configured as a GPIO input.

There is an Interrupt Status field associated with each of the IRQ inputs. These are contained in the Interrupt Status Register (R127), as described in Table 54. The status of the IRQ inputs can be read from this register at any time, or in response to the Interrupt Output being signalled via a GPIO pin.

Individual mask bits can select or deselect different functions from the Interrupt controller. These are listed within the Interrupt Status Mask register (R128), as described in Table 54. Note that the Interrupt Status fields remain valid, even when masked, but the masked bits will not cause the Interrupt (IRQ) output to be asserted.

The Interrupt (IRQ) output represents the logical 'OR' of all unmasked IRQ inputs. The bits within the Interrupt Status register (R127) are latching fields and, once set, are not reset until a '1' is written to the respective register bit in the Interrupt Status Register. The Interrupt (IRQ) output is not reset until each of the unmasked IRQ inputs has been reset.

Each of the IRQ inputs can be individually inverted in the Interrupt function, enabling either active high or active low behaviour on each IRQ input. The polarity inversion is controlled using the bits contained in the Interrupt Polarity register (R129).

Each of the IRQ inputs can be debounced to ensure that spikes and transient glitches do not assert the Interrupt Output. This is selected using the bits contained in the Interrupt Debounce Register (R130).

The WM8912 Interrupt Controller circuit is illustrated in Figure 45. The associated control fields are described in Table 54.




Figure 45 Interrupt Controller



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R127 (7Fh) Interrupt	10	IRQ	0	Logical OR of all other interrupt flags
Status	9	GPIO_BCLK_EINT	0	GPIO4 interrupt
				0 = interrupt not set
				1 = interrupt is set
				Cleared when a '1' is written
	8	WSEQ EINT	0	Write Sequence interrupt
			-	0 = interrupt not set
				1 = interrupt is set
				Cleared when a '1' is written.
				Note that the read value of WSEQ EINT is not valid whilst the
				Write Sequencer is Busy
	5	GPIO1_EINT	0	GPIO1 interrupt
			-	0 = interrupt not set
				1 = interrupt is set
				Cleared when a '1' is written
	2	FLL_LOCK_EINT	0	FLL Lock interrupt
	2		Ŭ	0 = interrupt not set
				1 = interrupt is set
				Cleared when a '1' is written
R128 (80h)	9	IM_GPIO_BCLK_EI	1	GPIO4 interrupt mask
Interrupt	9	NT	1	0 = do not mask interrupt
Status Mask				1 = mask interrupt
	0		1	
	8	IM_WSEQ_EINT	1	Write sequencer interrupt mask
				0 = do not mask interrupt
				1 = mask interrupt
	5	IM_GPIO1_EINT	1	GPIO1 interrupt mask
				0 = do not mask interrupt
	-			1 = mask interrupt
	2	IM_FLL_LOCK_EIN	1	FLL Lock interrupt mask
		Т		0 = do not mask interrupt
				1 = mask interrupt
R129 (81h)	9	GPIO_BCLK_EINT_	0	GPIO4 interrupt polarity
Interrupt Polarity		POL		0 = active high
1 Olanty				1 = active low
	8	WSEQ_EINT_POL	0	Write Sequencer interrupt polarity
				0 = active high (interrupt is
				triggered when WSEQ is busy)
				1 = active low (interrupt is triggered when WSEQ is idle)
	-		0	, ,
	5	GPIO1_EINT_POL	0	GPIO1 interrupt polarity
				0 = active high
	<u>^</u>		^	1 = active low
	2	FLL_LOCK_EINT_P OL	0	FLL Lock interrupt polarity
				0 = active high (interrupt is triggered when FLL Lock is reached)
				1 = active low (interrupt is
				triggered when FLL is not locked)
R130 (82h)	9	GPIO_BCLK_EINT_	0	GPIO4 interrupt debounce
Interrupt		DB		0 = disabled
Debounce				1 = enabled
		L		. 5145154



PD, Rev 4.1, February 2013

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
	8	WSEQ_EINT_DB	0	Write Sequencer interrupt debounce enable
				0 = disabled
				1 = enabled
	5	GPIO1_EINT_DB	0	GPIO1 input debounce
				0 = disabled
				1 = enabled
	2	FLL_LOCK_EINT_D	0	FLL Lock debounce
		В		0 = disabled
				1 = enabled

Table 54 Interrupt Control

CONTROL INTERFACE

The WM8912 is controlled by writing to registers through a 2-wire serial control interface. Readback is available for all registers, including Chip ID, power management status and GPIO status.

Note that, if it cannot be assured that MCLK is present when accessing the register map, then it is required to set CLK_SYS_ENA = 0 to ensure correct operation. See "Clocking and Sample Rates" for details of CLK_SYS_ENA.

The WM8912 is a slave device on the control interface; SCLK is a clock input, while SDA is a bidirectional data pin. To allow arbitration of multiple slaves (and/or multiple masters) on the same interface, the WM8912 transmits logic 1 by tri-stating the SDA pin, rather than pulling it high. An external pull-up resistor is required to pull the SDA line high so that the logic 1 can be recognised by the master.

In order to allow many devices to share a single 2-wire control bus, every device on the bus has a unique 8-bit device ID (this is not the same as the 8-bit address of each register in the WM8912). The WM8912 device ID is 0011 0100 (34h). The LSB of the device ID is the Read/Write bit; this bit is set to logic 1 for "Read" and logic 0 for "Write".

The WM8912 operates as a slave device only. The controller indicates the start of data transfer with a high to low transition on SDA while SCLK remains high. This indicates that a device ID, register address and data will follow. The WM8912 responds to the start condition and shifts in the next eight bits on SDA (8-bit device ID including Read/Write bit, MSB first). If the device ID received matches the device ID of the WM8912, then the WM8912 responds by pulling SDA low on the next clock pulse (ACK). If the device ID is not recognised or the R/W bit is '1' when operating in write only mode, the WM8912 returns to the idle condition and waits for a new start condition and valid address.

If the device ID matches the device ID of the WM8912, the data transfer continues as described below. The controller indicates the end of data transfer with a low to high transition on SDA while SCLK remains high. After receiving a complete address and data sequence the WM8912 returns to the idle state and waits for another start condition. If a start or stop condition is detected out of sequence at any point during data transfer (i.e. SDA changes while SCLK is high), the device returns to the idle condition.

The WM8912 supports the following read and write operations:

- Single write
- Single read
- Multiple write using auto-increment
- Multiple read using auto-increment



The sequence of signals associated with a single register write operation is illustrated in Figure 46.




Figure 46 Control Interface Register Write

The sequence of signals associated with a single register read operation is illustrated in Figure 47.




Figure 47 Control Interface Register Read

The Control Interface also supports other register operations, as listed above. The interface protocol for these operations is summarised below. The terminology used in the following figures is detailed in Table 55.

Note that multiple write and multiple read operations are supported using the auto-increment mode. This feature enables the host processor to access sequential blocks of the data in the WM8912 register map faster than is possible with single register operations.

TERMINOLOGY	DESCRIPTION			
S	Start Co	ondition		
Sr	Repeat	ed start		
А	Acknowledge (SDA Low)			
Ā	Not Acknowledge (SDA High)			
Р	Stop Co	ondition		
R/W	ReadNotWrite	0 = Write		
		1 = Read		
[White field]	Data flow from bus master to WM8912			
[Grey field]	Data flow from WM	8912 to bus master		

Table 55 Control Interface Terminology




Figure 48 Single Register Write to Specified Address



S	Device ID	RW A	Register Address	A Sr	Device ID	RW A	MSByte Data	Α	LSByte Data	Ā	Р
		(0)				(1)					

Figure 49 Single Register Read from Specified Address




Figure 50 Multiple Register Write to Specified Address using Auto-increment




Figure 51 Multiple Register Read from Specified Address using Auto-increment




Figure 52 Multiple Register Read from Last Address using Auto-increment



CONTROL WRITE SEQUENCER

The Control Write Sequencer is a programmable unit that forms part of the WM8912 control interface logic. It provides the ability to perform a sequence of register write operations with the minimum of demands on the host processor - the sequence may be initiated by a single operation from the host processor and then left to execute independently.

Default sequences for Start-Up and Shutdown are provided (see "Default Sequences" section). It is recommended that these default sequences are used unless changes become necessary.

When a sequence is initiated, the sequencer performs a series of pre-defined register writes. The host processor informs the sequencer of the start index of the required sequence within the sequencer's memory. At each step of the sequence, the contents of the selected register fields are read from the sequencer's memory and copied into the WM8912 control registers. This continues sequentially through the sequencer's memory until an "End of Sequence" bit is encountered; at this point, the sequence stops and an Interrupt status flag is asserted. For cases where the timing of the write sequence is important, a programmable delay can be set for specific steps within the sequence.

Note that the Control Write Sequencer's internal clock is derived from the internal clock SYSCLK. An external MCLK signal must be present when using the Control Write Sequencer, and SYSCLK must be enabled by setting CLK_SYS_ENA (see "Clocking and Sample Rates"). The clock division from MCLK is handled transparently by the WM8912 without user intervention, as long as MCLK and sample rates are set correctly.

INITIATING A SEQUENCE

The Register fields associated with running the Control Write Sequencer are described in Table 56.

The Write Sequencer Clock is enabled by setting the WSEQ_ENA bit. Note that the operation of the Control Write Sequencer also requires the internal clock SYSCLK to be enabled via the CLK_SYS_ENA (see "Clocking and Sample Rates").

The start index of the required sequence must be written to the WSEQ_START_INDEX field. Setting the WSEQ_START bit initiates the sequencer at the given start index.

The Write Sequencer can be interrupted by writing a logic 1 to the WSEQ_ABORT bit.

The current status of the Write Sequencer can be read using two further register fields - when the WSEQ_BUSY bit is asserted, this indicates that the Write Sequencer is busy. Note that, whilst the Control Write Sequencer is running a sequence (indicated by the WSEQ_BUSY bit), normal read/write operations to the Control Registers cannot be supported. (The Write Sequencer registers and the Software Reset register can still be accessed when the Sequencer is busy.) The index of the current step in the Write Sequencer can be read from the WSEQ_CURRENT_INDEX field; this is an indicator of the sequencer's progress. On completion of a sequence, this field holds the index of the last step within the last commanded sequence.

When the Write Sequencer reaches the end of a sequence, it asserts the WSEQ_EINT flag in Register R127 (see Table 54 within the "Interrupts" section). This flag can be used to generate an Interrupt Event on completion of the sequence. Note that the WSEQ_EINT flag is asserted to indicate that the Write Sequencer is NOT Busy.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R108 (6Ch)	8	WSEQ_ENA	0	Write Sequencer Enable.
Write				0 = Disabled
Sequencer 0				1 = Enabled
R111 (6Fh) Write Sequencer 3	9	WSEQ_ABORT	0	Writing a 1 to this bit aborts the current sequence and returns control of the device back to the serial control interface.



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
	8	WSEQ_START	0	Writing a 1 to this bit starts the write sequencer at the memory location indicated by the WSEQ_START_INDEX field. The sequence continues until it reaches an "End of sequence" flag. At the end of the sequence, this bit will be reset by the Write Sequencer.
	5:0	WSEQ_START_ INDEX [5:0]	00_0000	Sequence Start Index. This is the memory location of the first command in the selected sequence. 0 to 31 = RAM addresses 32 to 48 = ROM addresses 49 to 63 = Reserved
R112 (70h) Write Sequencer 4	9:4	WSEQ_CURRE NT_INDEX [5:0]	00_0000	Sequence Current Index (read only): This is the location of the most recently accessed command in the write sequencer memory.
	0	WSEQ_BUSY	0	Sequencer Busy flag (read only): 0 = Sequencer idle 1 = Sequencer busy Note: it is not possible to write to control registers via the control interface while the Sequencer is Busy.

Table 56 Write Sequencer Control - Initiating a Sequence

PROGRAMMING A SEQUENCE

A sequence consists of write operations to data bits (or groups of bits) within the control registers. The register fields associated with programming the Control Write Sequencer are described in Table 57.

For each step of the sequence being programmed, the Sequencer Index must be written to the WSEQ_WRITE_INDEX field. The values 0 to 31 correspond to all the available RAM addresses within the Write Sequencer memory. (Note that memory addresses 32 to 48 also exist, but these are ROM addresses, which are not programmable.)

Having set the Index as described above, Register R109 must be written to (containing the Control Register Address, the Start Bit Position and the Field Width applicable to this step of the sequence). Also, Register R110 must be written to (containing the Register Data, the End of Sequence flag and the Delay time required after this step is executed). After writing to these two registers, the next step in the sequence may be programmed by updating WSEQ_WRITE_INDEX and repeating the procedure.

WSEQ_ADDR is an 8-bit field containing the Control Register Address in which the data should be written.

WSEQ_DATA_START is a 4-bit field which identifies the LSB position within the selected Control Register to which the data should be written. Setting WSEQ_DATA_START = 0100 will cause 1-bit data to be written to bit 4. With this setting, 4-bit data would be written to bits 7:4 and so on.

WSEQ_DATA_WIDTH is a 3-bit field which identifies the width of the data block to be written. This enables selected portions of a Control Register to be updated without any concern for other bits within the same register, eliminating the need for read-modify-write procedures. Values of 0 to 7 correspond to data widths of 1 to 8 respectively. For example, setting WSEQ_DATA_WIDTH = 010 will cause a 3-bit data block to be written. Note that the maximum value of this field corresponds to an 8-bit data block; writing to register fields greater than 8 bits wide must be performed using two separate operations of the Control Write Sequencer.



WSEQ_DATA is an 8-bit field which contains the data to be written to the selected Control Register. The WSEQ_DATA_WIDTH field determines how many of these bits are written to the selected register; the most significant bits (above the number indicated by WSEQ_DATA_WIDTH) are ignored.

WSEQ_DELAY is a 4-bit field which controls the waiting time between the current step and the next step in the sequence. The total delay time per step (including execution) is given by:

 $T = k \times (2^{WSEQ_{DELAY}} + 8)$

where k = $62.5\mu s$ (under recommended operating conditions)

This gives a useful range of execution/delay times from $562 \mu s$ up to 2.048s per step.

WSEQ_EOS is a 1-bit field which indicates the End of Sequence. If this bit is set, then the Control Write Sequencer will automatically stop after this step has been executed.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R108 (6Ch) Write Sequencer 0	4:0	WSEQ_WRITE_ INDEX [4:0]	0_000	Sequence Write Index. This is the memory location to which any updates to R109 and R110 will be copied. 0 to 31 = RAM addresses
R109 (6Dh) Write Sequencer 1	14:12	WSEQ_DATA_ WIDTH [2:0]	000	Width of the data block written in this sequence step. 000 = 1 bit 001 = 2 bits 010 = 3 bits 011 = 4 bits 100 = 5 bits 101 = 6 bits 110 = 7 bits 111 = 8 bits
	11:8	WSEQ_DATA_S TART [3:0]	0000	Bit position of the LSB of the data block written in this sequence step. 0000 = Bit 0 1111 = Bit 15
	7:0	WSEQ_ADDR [7:0]	0000_000 0	Control Register Address to be written to in this sequence step.
R110 (6Eh) Write Sequencer 2	14	WSEQ_EOS	0	End of Sequence flag. This bit indicates whether the Control Write Sequencer should stop after executing this step. 0 = Not end of sequence 1 = End of sequence (Stop the sequencer after this step).
	11:8	WSEQ_DELAY [3:0]	0000	Time delay after executing this step. Total delay time per step (including execution)= 62.5µs × (2^WSEQ_DELAY + 8)
	7:0	WSEQ_DATA [7:0]	0000_000 0	Data to be written in this sequence step. When the data width is less than 8 bits, then one or more of the MSBs of WSEQ_DATA are ignored. It is recommended that unused bits be set to 0.

Table 57 Write Sequencer Control - Programming a Sequence

Note that a 'Dummy' write can be inserted into a control sequence by commanding the sequencer to write a value of 0 to bit 0 of Register R255 (FFh). This is effectively a write to a non-existent register



PD, Rev 4.1, February 2013

location. This can be used in order to create placeholders ready for easy adaptation of the sequence. For example, a sequence could be defined to power-up a mono signal path from DACL to headphone, with a 'dummy' write included to leave space for easy modification to a stereo signal path configuration. Dummy writes can also be used in order to implement additional time delays between register writes. Dummy writes are included in the default start-up sequence – see Table 59.

In summary, the Control Register to be written is set by the WSEQ_ADDR field. The data bits that are written are determined by a combination of WSEQ_DATA_START, WSEQ_DATA_WIDTH and WSEQ_DATA. This is illustrated below for an example case of writing to the VMID_RES field within Register R5 (05h).




Figure 53 Control Write Sequencer Example

In this example, the Start Position is bit 01 (WSEQ_DATA_START = 0001b) and the Data width is 2 bits (WSEQ_DATA_WIDTH = 0001b). With these settings, the Control Write Sequencer would updated the Control Register R5 [2:1] with the contents of WSEQ_DATA [1:0].

DEFAULT SEQUENCES

When the WM8912 is powered up, two Control Write Sequences are available through default settings in both RAM and ROM memory locations. The purpose of these sequences, and the register write required to initiate them, is summarised in Table 58. A single register write will initiate the sequence in both cases.

WSEQ START INDEX	WSEQ FINISH INDEX	PURPOSE	TO INITIATE
0 (00h)	22 (16h)	Start-Up sequence	Write 0100h to Register R111 (6Fh)
25 (19h)	39 (27h)	Shutdown sequence	Write 0119h to Register R111 (6Fh)

Table 58 Write Sequencer Default Sequences

Note on Shutdown sequence: The instruction at Index Address 25 (19h) shorts the outputs LINEOUTL and LINEOUTR. If the Line outputs are not in use at the time the sequence is run, then the sequence could, instead, be started at Index Address 26.



Index addresses 0 to 24 may be programmed to users' own settings at any time, as described in "Programming a Sequence". Users' own settings remain in memory and are not affected by software resets (i.e. writing to Register R0). However, any non-default sequences are lost when the device is powered down.

START-UP SEQUENCE

The Start-up sequence is initiated by writing 0100h to Register R111 (6Fh). This single operation starts the Control Write Sequencer at Index Address 0 (00h) and executes the sequence defined in Table 59.

For typical clocking configurations with MCLK=12.288MHz, this sequence takes approximately 300ms to run.

Note that, for fast startup, step 18 may be overwritten with dummy data in order to achieve startup within 50ms (see "Quick Start-Up and Shutdown").

WSEQ INDEX	REGISTER ADDRESS	WIDTH	START	DATA	DELAY	EOS	DESCRIPTION
0 (00h)	R4 (04h)	5 bits	Bit 0	1Ah	0h	0b	BIAS_ENA = 0
							(delay = 0.5625ms)
1 (01h)	R5 (05h)	8 bits	Bit 0	47h	6h	0b	VMID_RES [1:0] = 11b
							VMID_ENA = 1
							(delay = 4.5ms)
2 (02h)	R5 (05h)	2 bits	Bit 1	01h	0h	0b	VMID_RES [1:0] = 01b
							(delay = 0.5625ms)
3 (03h)	R4 (04h)	1 bit	Bit 0	01h	0h	0b	BIAS_ENA = 1
							(delay = 0.5625ms)
4 (04h)	R14 (0Eh)	2 bits	Bit 0	03h	0h	0b	HPL_PGA_ENA = 1
	. ,						HPR_PGA_ENA = 1
							(delay = 0.5625ms)
5 (05h)	R15 (0Fh)	2 bits	Bit 0	03h	0h	0b	LINEOUTL PGA ENA = 1
, ,							LINEOUTR_PGA_ENA = 1
							(delay = 0.5625ms)
6 (06h)	R22 (16h)	1 bit	Bit 1	01h	0h	0b	CLK_DSP_ENA = 1
, ,	· · ·						 (delay = 0.5625ms)
7 (07h)	R18 (12h)	2 bits	Bit 2	03h	5h	0b	DACL ENA = 1
, ,							DACR_ENA = 1
							 (delay = 2.5ms)
8 (08h)	R255 (FFh)	1 bit	Bit 0	00h	0h	0b	Dummy Write for expansion
`` ,	· · ·						(delay = 0.5625ms)
9 (09h)	R4 (04h)	1 bit	Bit 4	00h	0h	0b	(delay = 0.5625ms)
10 (0Ah)	R98 (62h)	1 bit	Bit 0	01h	6h	0b	CP_ENA = 1
, ,							 (delay = 4.5ms)
11 (0Bh)	R255 (FFh)	1 bit	Bit 0	00h	0h	0b	Dummy Write for expansion
, ,	· · · ·						(delay = 0.5625ms)
12 (0Ch)	R90 (5Ah)	8 bits	Bit 0	11h	0h	0b	HPL ENA = 1
, <i>,</i> ,	· · · ·						
							 (delay = 0.5625ms)
13 (0Dh)	R94 (5Eh)	8 bits	Bit 0	11h	0h	0b	LINEOUTL_ENA = 1
. ()	()						LINEOUTR_ENA = 1
							(delay = 0.5625ms)
14 (0Eh)	R90 (5Ah)	8 bits	Bit 0	33h	0h	0b	HPL_ENA_DLY = 1
							$HPR_ENA_DLY = 1$
							(delay = 0.5625ms)
15 (0Fh)	R94 (5Eh)	8 bits	Bit 0	33h	0h	0b	LINEOUTL_ENA_DLY = 1



PD, Rev 4.1, February 2013

WM8912

Production Data

WSEQ INDEX	REGISTER ADDRESS	WIDTH	START	DATA	DELAY	EOS	DESCRIPTION
							LINEOUTR_ENA_DLY = 1
							(delay = 0.5625ms)
16 (10h)	R67 (43h)	4 bits	Bit 0	0Fh	Ch	0b	DCS_ENA_CHAN_0 = 1
							DCS_ENA_CHAN_1 = 1
							DCS_ENA_CHAN_2 = 1
							DCS_ENA_CHAN_3 = 1
							(delay = 0.5625ms)
17 (11h)	R68 (44h)	8 bits	Bit 0	F0h	0h	0b	DCS_TRIG_STARTUP_0 = 1
							DCS_TRIG_STARTUP_1 = 1
							DCS_TRIG_STARTUP_2 = 1
							DCS_TRIG_STARTUP_3 = 1
							(delay = 256.5ms)
18 (12h)	R255 (FFh)	1 bit	Bit 0	00h	0h	0b	Dummy Write for expansion
							(delay = 0.5625ms)
19 (13h)	R90 (5Ah)	8 bits	Bit 0	77h	0h	0b	HPL_ENA_OUTP = 1
							HPR_ENA_OUTP = 1
							(delay = 0.5625ms)
20 (14h)	R94 (5Eh)	8 bits	Bit 0	77h	0h	0b	LINEOUTL_ENA_OUTP = 1
							LINEOUTR_ENA_OUTP = 1
							(delay = 0.5625ms)
21 (15h)	R90 (5Ah)	8 bits	Bit 0	FFh	0h	0b	HPL_RMV_SHORT = 1
							HPR_RMV_SHORT = 1
							(delay = 0.5625ms)
22 (16h)	R94 (5Eh)	8 bits	Bit 0	FFh	0h	1b	LINEOUTL_RMV_SHORT = 1
							LINEOUTR_RMV_SHORT = 1
							End of Sequence
23 (17h)	R255 (FFh)	1 bit	Bit 0	00h	0h	0b	Spare
24 (18h)	R255 (FFh)	1 bit	Bit 0	00h	0h	0b	Spare

Table 59 Start-up Sequence

SHUTDOWN SEQUENCE

The Shutdown sequence is initiated by writing 0119h to Register R111 (6Fh). This single operation starts the Control Write Sequencer at Index Address 25 (19h) and executes the sequence defined in Table 60.

For typical clocking configurations with MCLK=12.288MHz, this sequence takes approximately 350ms to run.

WSEQ INDEX	REGISTER ADDRESS	WIDTH	START	DATA	DELAY	EOS	DESCRIPTION
25 (19h)	R94 (5Eh)	8 bits	Bit 0	77h	0h	0b	LINEOUTL_RMV_SHORT = 0 LINEOUTR_RMV_SHORT = 0 (delay = 0.5625ms)
26 (1Ah)	R90 (5Ah)	8 bits	Bit 0	77h	Oh	0b	HPL_RMV_SHORT = 0 HPR_RMV_SHORT = 0 (delay = 0.5625ms)
27 (1Bh)	R90 (5Ah)	8 bits	Bit 0	00h	Oh	Ob	HPL_ENA_OUTP = 0 HPL_ENA_DLY = 0 HPL_ENA = 0 HPR_ENA_OUTP = 0 HPR_ENA_DLY = 0 HPR_ENA = 0



PD, Rev 4.1, February 2013

WSEQ INDEX	REGISTER ADDRESS	WIDTH	START	DATA	DELAY	EOS	DESCRIPTION
							(delay = 0.5625ms)
28 (1Ch)	R94 (5Eh)	8 bits	Bit 0	00h	0h	0b	LINEOUTL_ENA_OUTP = 0
							LINEOUTL_ENA_DLY = 0
							LINEOUTL_ENA = 0
							LINEOUTR_ENA_OUTP = 0
							LINEOUTR_ENA_DLY = 0
							LINEOUTR_ENA = 0
							(delay = 0.5625ms)
29 (1Dh)	R67 (43h)	4 bits	Bit 0	00h	0h	0b	DCS_ENA_CHAN_0 = 0
							DCS_ENA_CHAN_1 = 0
							DCS_ENA_CHAN_2 = 0
							DCS_ENA_CHAN_3 = 0
							(delay = 0.5625ms)
30 (1Eh)	R98 (62h)	1 bit	Bit 0	00h	0h	0b	CP_ENA = 0
							(delay = 0.5625ms)
31 (1Fh)	R18 (12h)	2 bits	Bit 2	00h	0h	0b	DACL_ENA = 0
							DACR_ENA = 0
							(delay = 0.5625ms)
32 (20h)	R22 (16h)	1 bit	Bit 1	00h	0h	0b	CLK_DSP_ENA = 0
							(delay = 0.5625ms)
33 (21h)	R14 (0Eh)	2 bits	Bit 0	00h	0h	0b	HPL_PGA_ENA = 0
							HPR_PGA_ENA = 0
							(delay = 0.5625ms)
34 (22h)	R15 (0Fh)	2 bits	Bit 0	00h	0h	0b	LINEOUTL_PGA_ENA = 0
							LINEOUTR_PGA_ENA = 0
							(delay = 0.5625ms)
35 (23h)	R4 (04h)	1 bit	Bit 0	00h	0h	0b	BIAS_ENA = 0
. ,	. ,						(delay = 0.5625ms)
36 (24h)	R5 (05h)	1 bit	Bit 0	00h	Ch	0b	VMID_ENA = 0
. ,	. ,						(delay = 256.5ms)
37 (25h)	R5 (05h)	1 bit	Bit 0	00h	9h	0b	VMID_ENA = 0
, ,							 (delay = 32.5ms)
38 (26h)	R5 (05h)	8 bits	Bit 0	00h	0h	0b	VMID_RES [1:0] = 00
. ,	. ,						VMID_ENA = 0
							 (delay = 0.5625ms)
39 (27h)	R4 (04h)	2 bits	Bit 0	00h	0h	1b	BIAS_ENA = 0
, ,							End of Sequence

Table 60 Shutdown Sequence



POWER-ON RESET

The WM8912 includes an internal Power-On-Reset (POR) circuit, which is used to reset the digital logic into a default state after power up. The POR circuit is powered from AVDD and monitors DCVDD. The internal POR signal is asserted low when AVDD and DCVDD are below minimum thresholds.

The specific behaviour of the circuit will vary, depending on the relative timing of the supply voltages. Typical scenarios are illustrated in Figure 54 and Figure 55.




Figure 54 Power On Reset Timing - AVDD Enabled First




Figure 55 Power On Reset Timing - DCVDD Enabled First



The POR signal is undefined until AVDD has exceeded the minimum threshold, V_{pora} Once this threshold has been exceeded, POR is asserted low and the chip is held in reset. In this condition, all writes to the control interface are ignored. Once AVDD and DCVDD have reached their respective power on thresholds, POR is released high, all registers are in their default state, and writes to the control interface may take place.

Note that a minimum power-on reset period, T_{POR} , applies even if AVDD and DCVDD have zero rise time. (This specification is guaranteed by design rather than test.)

On power down, POR is asserted low when any of AVDD or DCVDD falls below their respective power-down thresholds.

SYMBOL	DESCRIPTION	TYP	UNIT
V _{pora}	AVDD threshold below which POR is undefined	0.25	V
V _{pora_on}	Power-On threshold (AVDD)	1.15	V
V _{pora_off}	Power-Off threshold (AVDD)	1.12	V
V _{pord_on}	Power-On threshold (DCVDD)	0.57	V
V_{pord_off}	Power-Off threshold (DCVDD)	0.55	V
T _{POR}	Minimum Power-On Reset period	9.5	μS

Typical Power-On Reset parameters for the WM8912 are defined in Table 61.

Table 61 Typical Power-On Reset Parameters

Notes:

- If AVDD and DCVDD suffer a brown-out (i.e. drop below the minimum recommended operating level but do not go below V_{pora_off} or V_{pord_off}) then the chip does not reset and resumes normal operation when the voltage is back to the recommended level again.
- The chip enters reset at power down when AVDD or DCVDD falls below V_{pora_off} or V_{pord_off}. This
 may be important if the supply is turned on and off frequently by a power management system.
- The minimum T_{por} period is maintained even if DCVDD and AVDD have zero rise time. This specification is guaranteed by design rather than test.

QUICK START-UP AND SHUTDOWN

The WM8912 has the capability to perform a quick start-up and shutdown with a minimum number of register operations. This is achieved using the Control Write Sequencer, which is configured with default start-up settings that set up the device for DAC playback via Headphone and Line output. Assuming a 12.288MHz external clock, the start-up sequence configures the device for 48kHz playback mode.

The default start-up sequence requires three register write operations. The default shutdown sequence requires just a single register write. The minimum procedure for executing the quick startup and shutdown sequences is described below. See "Control Write Sequencer" for more details.

After the default start-up sequence has been performed, the DC offset correction values will be held in memory, provided that power is maintained and a software reset is not performed. Fast start-up using the stored values of DC offset correction is also possible, as described below.

QUICK START-UP (DEFAULT SEQUENCE)

An external clock must be applied to MCLK. Assuming 12.288MHz input clock, the start-up sequence will take approximately 300ms to complete.

The following register operations will initiate the quick start-up sequence.



REGISTER ADDRESS	VALUE	DESCRIPTION
R108 (6Ch)	0100h	WSEQ_ENA = 1
Write Sequencer 0		WSEQ_WRITE_INDEX = 0_0000
R111 (6Fh)	0100h	WSEQ_ABORT = 0
Write Sequencer 3		WSEQ_START = 1
		WSEQ_START_INDEX = 0_0000
R33 (21h)	0000h	DAC_MONO = 0
DAC Digital 1		DAC_SB_FILT = 0
		DAC_MUTERATE = 0
		DAC_UNMUTE_RAMP = 0
		DAC_OSR128 = 0
		DAC_MUTE = 0
		DEEMPH = 00

Table 62 Quick Start-up Control

The WSEQ_BUSY bit (in Register R112, see Table 56) will be set to 1 while the sequence runs. When this bit returns to 0, the device has been set up and is ready for DAC playback operation.

FAST START-UP FROM STANDBY

The default start-up sequence runs the DC Servo to remove DC offsets from the outputs. The offset for this path selection is then stored in memory. Provided that power is maintained to the chip, and a software reset is not performed, then the DC offset correction will be held in memory on the WM8912. This allows the DC Servo calibrations to be omitted from the start-up sequence if the offset correction has already been performed. By omitting this part of the start-up sequence, a fast start-up time of less than 50ms can be achieved.

The register write sequence described in Table 63 replaces the default DC Servo operation with dummy operations, allowing a fast start-up to be achieved, assuming the device is initially in a standby condition with DC offset correction previously performed.

Note that, if power is removed from the WM8912 or if a software reset is performed, then the default sequence will be restored, and the DC offset correction will be necessary on the output paths once more.

REGISTER ADDRESS	VALUE	DESCRIPTION
R108 (6Ch)	0111h	WSEQ_ENA = 1
Write Sequencer 0		WSEQ_WRITE_INDEX = 1_0001
R109 (6Dh)	00FFh	WSEQ_DATA_WIDTH = 000
Write Sequencer 1		WSEQ_DATA_START = 0000
		WSEQ_ADDR = 1111_1111
R110 (6Eh)	0000h	WSEQ_EOS = 0
Write Sequencer 2		WSEQ_DELAY = 0000
		WSEQ_DATA = 0000_0000
R111 (6Fh)	0100h	WSEQ_ABORT = 0
Write Sequencer 3		WSEQ_START = 1
		WSEQ_START_INDEX = 00_0000
R33 (21h)	0000h	DAC_MONO = 0
DAC Digital 1		DAC_SB_FILT = 0
		DAC_MUTERATE = 0
		DAC_UNMUTE_RAMP = 0
		DAC_OSR128 = 0
		DAC_MUTE = 0
		DEEMPH = 00



PD, Rev 4.1, February 2013

Table 63 Fast Start-up from Standby Control

The WSEQ_BUSY bit (in Register R112, see Table 56) will be set to 1 while the sequence runs. When this bit returns to 0, the device has been set up and is ready for DAC playback operation.

QUICK SHUTDOWN (DEFAULT SEQUENCE)

The default shutdown sequences assumes the initial device conditions are as configured by the default start-up sequence. Assuming 12.288MHz input clock, the shutdown sequence will take approximately 350ms to complete.

The following register operation will initiate the default shutdown sequence.

REGISTER ADDRESS	VALUE	DESCRIPTION
R111 (6Fh)	0119h	WSEQ_ABORT = 0
Write Sequencer 3		WSEQ_START = 1
		WSEQ_START_INDEX = 19h

Table 64 Quick Shutdown Control

The WSEQ_BUSY bit (in Register R112, see Table 56) will be set to 1 while the sequence runs. When this bit returns to 0, the system clock can be disabled (CLK_SYS_ENA=0) and MCLK can be stopped.

SOFTWARE RESET AND CHIP ID

A Software Reset can be commanded by writing to Register R0. This is a read-only register field and the contents will not be affected by writing to this Register.

The Chip ID can be read back from Register R0.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R0 (00h) SW Reset	15:0	SW_RST_DE V_ID1 [15:0]	8904h	Writing to this register resets all registers to their default state.
and ID				Reading from this register will indicate Device ID 8904h.

Table 65 Software Reset and Chip ID



Wreaterate Sectoration Col Col<	15	14	13	12	11	10	6	8	7	9	2	4	3	2	-	0	Bin Default
000000000100000000000000000100000000000000000100000000000000000100000000000000000100000000000000000100000000000000000100000000000000000100000000000000000100000000000000000100000000000000000100000000000000000100000000000000000100000000000000000100000000000000000100000000000000000100000000000000000100000000000000000100000000000000000								SW_RST_DE	/_ID1[15:0]								1000_1001_0000_0100
000000000010	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	BIAS_ENA	0000_0000_0001_1000
0000000000010000000000000000001000000000000000000010000000000000000000100000000000000000010000000000000000001000000000000000000100000000000000000000100000000000000000000100000000000000000000100 <t< td=""><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>VMD_RES[1:0]</td><td>ES[1:0]</td><td>VMID_ENA</td><td>0000⁻0000⁻0000</td></t<>	0	0	0	0	0	0	0	0	0	0	0	0	0	VMD_RES[1:0]	ES[1:0]	VMID_ENA	0000 ⁻ 0000 ⁻ 0000
000000000000100000000000001000000000000000010000000000000000010000000000000000001000000000000000000100000000000000000010000000000000000001000000000000000000100000000000000000010000000000000000000100000000000000000000100000000000000000000010000000000000000000 <td< td=""><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>HPL_PGA_ENA</td><td>HPR_PGA_ENA</td><td>0000⁻0000⁻0000</td></td<>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	HPL_PGA_ENA	HPR_PGA_ENA	0000 ⁻ 0000 ⁻ 0000
000000000011<	0	0	0	0	0	0	0	0	0	0	0	0	0	0	LINE OUTL_PGA_ I ENA	LINEOUTR_PGA _ENA	0000_0000_0000_0000
Increasing from the first fr	0	0	0	0	0	0	0	0	0	0	0	0	DACL_ENA	DACR_ENA	0	0	0000 ⁻ 0000 ⁻ 0000
00 $(\cdot) (\cdot) (\cdot) (\cdot) (\cdot) (\cdot) (\cdot) (\cdot) (\cdot) (\cdot) $		DCLK_RATE_DI	FOCLK_RATE_X	0		-	0	0	0	1	0	-	٠	٠	-	MCLK_DIV	1000_1100_0101_1110
ConcretenceKur, wireSecur, wireConcretence<	•	0		CLK_SYS_	RATE[3:0]		0	0	0	0	0	0	0	ο Ο	SAMPLE_RATE[2:0]		0000_1100_0000_0101
decinatione00Non-Jone0Non-Jone000		SYSCLK_SRC	0	TOCLK_RATE	0	0	0	0	0	0	0	0	OPCLK_ENA	CLK_SYS_ENA	CLK_DSP_ENA	TOCLK_ENA	0000_0000_0000_0000
i data interfacet 0 i max. True max. True <td< td=""><td>•</td><td>0</td><td>0</td><td>DACL_DATINV</td><td>DACR_DATINV</td><td>DAC_BOO</td><td>OST[1:0]</td><td>0</td><td>0</td><td>۰</td><td>AIFDACL_SRC</td><td>AIFDACR_SRC</td><td>0</td><td>0</td><td>DAC_COMP</td><td>DAC_COMPMOD E</td><td>0000_0000_0101_0000</td></td<>	•	0	0	DACL_DATINV	DACR_DATINV	DAC_BOO	OST[1:0]	0	0	۰	AIFDACL_SRC	AIFDACR_SRC	0	0	DAC_COMP	DAC_COMPMOD E	0000_0000_0101_0000
Image: bold interface in the set of th	•	0		AIFDAC_TDM_CHAN	0	0	0	AIF_TRIS	AIF_BCLK_INV	BCLK_DIR	0	AIF_LRCLK_INV	AIF_WL[1:0]	[1:0]	AIF_FMT[1:0]	T[1:0]	0000_0000_0000_1010
ductoretrices00000000Decognitivomenti00000000000Decognitivomenti000 <td< td=""><td>0</td><td>0</td><td>0</td><td>0</td><td></td><td>OPOLK_</td><td>lo:slvic</td><td></td><td>٢</td><td>1</td><td>ŀ</td><td></td><td></td><td>BCLK_DN[4:0]</td><td></td><td></td><td>0000_0000_1110_0100</td></td<>	0	0	0	0		OPOLK_	lo:slvic		٢	1	ŀ			BCLK_DN[4:0]			0000_0000_1110_0100
$ \ \ \ \ \ \ \ \ \ \ \ \ \ $	0	0	0	0	LRCLK_DIR						LRCLK_RATE[10:0]						0000_0000_0100_0000
$ \left \begin{array}{cccccccccccccccccccccccccccccccccccc$	0	0	0	0	0	0	0	DAC_VU				DACL_VOL[7:0]	[0:2] TC				0000_000P_1100_0000
$ \ \ \ \ \ \ \ \ \ \ \ \ \ $	0	0	0	0	0	0	0	DAC_VU				DACR_VOL[7:0]	[0:2]hc				0000_000P_1100_0000
$ \ \ \ \ \ \ \ \ \ \ \ \ \ $	0	0	0	DAC_MONO		DAC_MUTERAT E	DAC_UNMUTE_ RAMP	0	0	DAC_OSR128	0	0	DAC_MUTE	DEEMPH(1:0)	H(1.0]	0	0000_0000_0000_1000
Interplay <		RC_DAC_PATH	0	DRC_GS_HY	ST_LM[1:0]		DRC	STARTUP_GAIN	[0:1		DRC_FF_DELAY	0	DRC_GS_ENA	DRC_OR	DRC_ANTICLIP	DRC_GS_HYST	0000_0001_1010_1111
$ \ \ \ \ \ \ \ \ \ \ \ \ \ $		DRC_A1	K[3:0]			DRC_DC	CY[3:0]		DRC_QR_THR[1:0]	THR[1:0]	DRC_QR_DCY[1:0]	DCY[1:0]	DRC_MINGAIN[1:0]	AIN[1:0]	DRC_MAXGAIN[1:0]	3AIN[1:0]	0011_0010_0100_1000
Integration	0	0	0	0	0	0	0	0	0	0	D	DRC_HI_COMP[2:0]		D	DRC_LO_COMP[2:0]		0000_0000_0000_0000
<i>hasps</i> outline 0	0	0	0	0	0			DRC_KNEI	[0:3]4]				ID	DRC_KNEE_OP[4:0]			0000 ⁻ 0000 ⁻ 0000
Massgebourting 0	0	0	0	0	0	0	0	HPOUTL_MUTE	HPOUT_VU	HPOUTLZC			HPOUTL_VOL[5:0]	/or[2:0]			0000_0000_P010_1101
Amagne OUT Left 0	0	0	0	0	0	0	0	HPOUTR_MUTE	HPOUT_VU	HPOUTRZC			HPOUTR_VOL[5:0]	lo:sho/			0000_0000_P010_1101
Amagare OUT Right 0 0 0 0 0 0 100 1000<	0	0	0	0	0	0	0	LINEOU'TL_MUTE	LINEOUT_VU	LINEOUTLZC			LINEOUTL_VOL[5:0]	vorteal			0000_0000_P011_1001
DCServo0 0<	0	0	0	0	0	0	0	LINEOUTR_MUTE	LINEOUT_VU	LINEOUTRZC			LINEOUTR_VOL[5:0]	Volt5:0]			0000_0000_P011_1001
DC Serve1 Dcc Sarred. Sinkl Dccs. Tred. Sinkl Dccs. Tred. Sinkl Dccs. Tred. Servel. Dc	0	0	0	0		0			0	0	0	0	DCS_ENA_CHANE	ICS_ENA_CHAN	DCS_ENA_CHAN DCS_ENA_CHAN DCS_ENA_CHAN DCS_ENA_CHAN _3 _2 _2 _1	DCS_ENA_CHAN	0000 ⁻ 0000 ⁻ 0000
DC 564V0 2 0 0 0 0 DCS_TIMER_PERIOD_23(3.0)	DCS_TRIG_SING DC LE_3	CS_TRIG_SING I	CS_TRIG_SING LE_1	DCS_TRIG_SING LE_0	DCS_TRIG_SERI	DCS_TRIG_SERI	DCS_TRIG_SER ES_1	DCS_TRIG_SERI ES_0	DCS_TRIG_STA RTUP_3	DCS_TRIG_STA RTUP_2	DCS_TRIG_STA RTUP_1	DCS_TRIG_STA I RTUP_0	DCS_TRIG_DAC 1 _WR_3	DCS_TRIG_DAC _WR_2	DCS_TRIG_DAC DCS_TRIG_DAC DCS_TRIG_DAC	DCS_TRIG_DAC _WR_0	dddd ⁻ dddd ⁻ dddd
	0	0	0	0		DCS_TIMER_PE	ERIOD_23[3:0]		0	0	0	0		DCS_TIMER_PERIOD_01[3:0]	ERIOD_01[3:0]		1010_1010_1010_1010
47 DCServo 4 0 0 0 0 0 0 0 0	0	0	0	0	0	0	0	0	0			DCS	DCS_SERIES_NO_23[6:0]	[o			1010_1010_1010_1010
48 DCSRvo5 0 0 0 0 0 0 0 0	0	0	0	0	0	0	0	0	0			DCS	DCS_SERIES_NO_01[6:0]	[0:			1010_1010_1010_1010

WM8912

REGISTER MAP



Cos_DAC, VM_, VM_, 2F0 0 Cos_SDAC, VM_, VM_, 2F0 0 PPL_RM_, VM_, VPL_0F0 0 Des DAC, VM_, VM_, VPL_0F0 0 PPL_RM_, VPL_0F0 0 PPL_RM_, VPL_0F0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0			ACCONTRACTOR	0 0 GOSW GOSW GOSW 0 0 0 0 0 0 0 0 0 0 0 0 0		Image: constraint of the state of		Image: space spac	MULTO"THI
DCS_DAC_URUNUN[TP3] DCS_DAC_URCONPLETE[30] DCS_DAC_URUROUT_ DCS_DAC_URCONPLETE[30] PR1_ENAOUT PR1_ENA_OUT PR1_ENAOUT PR0_TENA	I I I I I I I I I I I I I I I I I I I	84	2. DATA			<td>Image: constraint of the state of the st</td> <td>Image: product state strain strain</td> <td>Image: space space</td> <td>NUMOVA I<!--</td--></td>	Image: constraint of the state of the st	Image: product state strain	Image: space	NUMOVA I </td
DCS_DAC_VMC_CONPLETE(30) DCS_DAC_VMC_CONPLETE(30) DCS_STATUP DCS_DAC_VMC_CONPLETE(30) PPC_ENAL PPC_ENAL PPC_ENAL PPC_ENAL PPC_ENAL PPC_ENAL PPC_ENAL PPC_ENAL UNCOUTT_ENAL LNEOUTT_ENAL LNEOUTT_ENAL </td <td>I I I I I I I I I I I I I I I I I I I</td> <td></td> <td>0 DCS_CAL_COI 0 0 0 WSEQ_DATA_</td> <td></td> <td></td> <td>• • • • • • •</td> <td></td> <td></td> <td>$\begin{array}{ c c c c c } \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$</td> <td>0 0</td>	I I I I I I I I I I I I I I I I I I I		0 DCS_CAL_COI 0 0 0 WSEQ_DATA_			• • • • • • •			$ \begin{array}{ c c c c c } \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	0 0
DCS_DAC_WE_COMPETE[30] DCS_STATUP DCS_STATUP PPL_BAL_OUT PPL_BAL_OUT PPL_BAL_SUP PPL_BAL_SUP PPL_BAL_OUT PPL_BAL_SUP PPL_SAL_SUP PPL_SAL_SUP NEROTIT_BAL_LINEOUT_ENAL INEOUT_ENAL INEOUT_ENAL INEOUT_ENAL NEROTIT_BAL_LINEOUT_ENAL INEOUT_ENAL INEOUT_ENAL INEOUT_ENAL OUTP OUTP INEOUT_ENAL INEOUT_ENAL INEOUT_ENAL OUTP INEOUT_ENAL INEOUT_ENAL INEOUT_ENAL INEOUT_ENAL OUTP OUT OUT INEOUT_ENAL INEOUT_ENAL INEOUT_ENAL OUTP OUT OUT OUT OUT INEOUT_ENAL INEOUT_ENAL INEOUT_ENAL INEOUT_ENAL INEOUT_ENAL INEOUT_ENAL O O O O O O O O INEOUT_ENAL INEOUT_ENAL INEOUT_ENAL INEOUT_ENAL INEOUT_ENAL INEOUT_ENAL INTERPROT INEOUT_ENAL INEOUT_ENAL INEOUT_ENAL INEOUT_ENAL INEOUT_ENAL		981	bcs_cAL_col 0 0 0 0 wseq_barA			• • • • • • •		····································	$\left \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
IPPL_ENA_OUT IPPL_ENA_I IPPL_ENA_OUT IPPLENA IPPLENA_OUT IPPLENA IPPLENA_OUT IPPLENA IPPLENA <thipplena< th=""> IPPLENA IPP</thipplena<>	± 5	DRT	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			o o o o o o o			$\left \begin{array}{c c} & & & \\ & & $	••••••••••••••••••••••••••••••••••••
MECUTTEAL MECUTTEAL MECUTTEAL MECUTTEAL 000 00 2007 2007 0 0 0 1 2017 0 0 0 0 1 2017 0 0 0 0 1 2017 2017 0 0 0 0 0 1 2017 2017 0 0 0 0 1 2017		081	wsec_barty		· · · · · · · · · · · ·	o o o o o o o	••••••••••••••••••••••••••••••••••••	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0	••••••••••••••••••••••••••••••••••••
0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 wsc0_uost wsc0_uost 1 wsc0_uost wsc0_uost 1		DRT			· · · · · · · · ·	o o o o o o	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 1 0 NSEQ_ADRR[7:0] WSEQ_ADRR[7:0] WSEQ_ADRR[7:0] WSEQ_ADRR[7:0] MSEQ_ADRR[7:0] MSEQ_ADRR[7:0]		ОКТ	0 0 WSEQ_DATA, WSEQ_DE WSEQ_DE 0 0		• • • • • •		0 0 0.021A,WIDTH(20] 0 0 0 0 0 0	стания с с с с с с с с с с с с с с с с с с с	0 0	→ →
0 wsto_untrt_notation wsto_untrynol wsto_untrynol wsto_untrynol wsto_untrynol		DRT	WSEQ_DATA WSEQ_DATA WSEQ_DE		•	· · · · ·	ec_DATA_WINDTH(20)		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
wseo_butk7ra] wseo_butk7ra] wseo_butk7ra wseo_strat7_wock6a] wseo_famat_wock6a]		DRT	WSEQ_DATA WSEQ_DE WSEQ_DE		• •	· · · ·	sec_park_workiza	sec_bATA_w0DTH[20]	wsec_DAAwomPool wsec_Loss 0 </td <td>Net Net Net</td>	Net Net
wseo_sriver_ore		ABORT	sea_be		• •		o o o o o o	o o o o o o	Mescol Mescol<	• • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • •
WIEG 251447_MDEX(50)					0 0		• •	• •		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 ELL FRACH ENA		-	0 0		0		0	0 0	• •	
0 0 0 0 ELL_FRACN_ENA			0						0 0 0	• • • • •
	0	0	_	-	0		0	0 0		0 0
0 RLLCTRLRATE[20] 0 RLLFRATTQ2:0]			DM[5:0]		FLL_OUT	FLL_OUT	FLL_OUT		0	
	FLL_K(15:0)									FLL Control 3
0 FLL_GGAN(30)		[06]	FLL_N(9.0)						0	FLL Control 4 0
0 0 6 FL_CUCREF_DM(13) 1 FL_CUCREF_SRQ(13)	0 0	0	0		0	0 0		0	0 0	0 0 0
0 0 GPO1_PU GPO1_PD GPO1_PD GPO1_SEL[3:0]	0 0	0	0		0	0 0		0	0 0	0 0 0
GPIC_BCLK_MO 0 0 0 BFLK_SEL[30]	0 GPIO_BC DE_E	0	0		0	0 0		0	0 0	0 0 0
Mark_PU Mark_PD DACDAT_PU DACDAT_PD LRCIK_PU LRCIK_PD BCIK_PU	0 WCFK	0	0		0	0 0		0	0 0	0 0 0
0 0 GPI01_ENT 0 0 FILL_LOCK_ENT 0	WSEQ_EINT 0	GPIO_BCLK_EIN WS	IRQ 0		0	0 0		0	0 0	0 0 0
1 1 M_GPO1_BNT 1 1 IM_FLL_LOOK_E 1	IM_WSEQ_EINT	IM_GPIO_BCLK_ IM_M	0		0	0 0		0	0 0	0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		GPIO_BCLK_EIN WSEQ_EINT_PO	0		0	0		0	0 0	0 0 0
0 0 GPIO1_ENT_DB 0 0 FLL_LOCK_ENT 0	WSEQ_EINT_DB	GPIO_BCLK_EIN T_DB	0		0	0 0		0	0 0	0 0 0
0 0 0 0 0	0	0	0		0	0		0	0	0



Bin Default	0000_0000_0000_1100	0000_0000_0000_1100	0000_0000_0000_1100	0000_0000_0000_1100	0000_0000_0000_1100	0000_1111_1100_1010	0000_0100_0000_0000	0000_0000_1101_1000	0001_1110_1011_0101	1111_0001_0100_0101	0000_1011_0111_0101	0000_0001_1100_0101	0001_1100_0101_1000	1111_0011_0111_0011	0000_1010_0101_0100	0000_0101_0101_1000	0001_0110_1000_1110	1111_1000_0010_1001	0000_0111_1010_1101	0001_0001_0000_0011	0000_0101_0110_0100	0000_0101_0101_1001	0100_0000_0000_0000	0000 ⁻ 0000 ⁻ 0000	
	0000	0000	0000	0000	0000	0000	0000	0000	0001	1111	0000	0000	0001	1111	0000	0000	0001	1111	0000	0001	0000	0000	0100		
0																								RL_FRC_NO0	
-																								0	
2	EQ_B1_GAIN[4:0]	EQ_B2_GAIN[4:0]	EQ_B3_GAIN[4:0]	EQ_B4_GAIN[4:0]	EQ_B5_GAIN[4:0]																			0	
3																								0	
4																								0	
5	0	0	0	0	0																			0	
9	0	0	0	0	0																			0	
7	0	0	0	0	0	EQ_B1_A[15:0]	EQ_B1_B[15:0]	EQ_B1_PG[15:0]	EQ_B2_A[15:0]	EQ_B2_B[15:0]	EQ_B2_C[15:0]	EQ_B2_PG[15:0]	EQ_B3_A[15:0]	EQ_B3_B[15.0]	EQ_B3_C[15:0]	EQ_B3_PG[15:0]	EQ_B4_A[15:0]	EQ_B4_B[15:0]	EQ_B4_C[15:0]	EQ_B4_PG[15:0]	EQ_B5_A[15:0]	EQ_B5_B[15:0]	EQ_B5_PG[15:0]	0	
8	0	0	0	0	0	EQ_B1	EQ_B1	EQ_B1	EQ_B2	EQ_B2	EQ_B2	EQ_B2	EQ_B3	EQ_B3	EQ_BS	EQ_B3	EQ_B	EQ_B	EQ_B4	EQ_B4	EQ_B	EQ_B	EQ_BS	0	
6	0	0	0	0	0																			0	
10	0	0	0	0	0																			0	
÷	0	0	0	0	0																			0	
12	0	0	0	0	0																			0	
13	0	0	0	0	0																			0	
14	0	0	0	0	0																			0	
15	0	0	0	0	0																			0	
Name	EQ2	EQ3	EQ4	EQ5	EQ6	EQ7	EQ8	EQ9	EQ10	EQ11	EQ12	EQ13	EQ14	EQ15	EQ16	EQ17	EQ18	EQ19	E Q20	E 021	E Q22	E023	E Q24	FLL NCO Test 0	
Hex Addr	87	88	89	84	88	80	80	8E	8F	06	91	92	93	94	95	96	97	98	66	96	86	90	D6	F7	ļ
Dec Addr	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155	156	157	247	l

WM8912



REGISTER BITS BY ADDRESS

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R0 (00h) SW Reset	15:0	SW_RST_DEV _ID1 [15:0]	_0000_010		
and ID			0	Reading from this register will indicate Device ID 8904h.	

Register 00h SW Reset and ID

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R4 (04h) Bias Control 0	0	BIAS_ENA	0	Enables the Normal bias current generator (for all analogue functions) 0 = Disabled	
				1 = Enabled	

Register 04h Bias Control 0

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R5 (05h)	2:1	VMID_RES	00	VMID Divider Enable and Select	
VMID		[1:0]		00 = VMID disabled (for OFF mode)	
Control 0				01 = 2 x 50k divider (for normal operation)	
				10 = 2 x 250k divider (for low power standby)	
				11 = 2 x 5k divider (for fast start-up)	
	0	VMID_ENA	0	Enable VMID master bias current source	
				0 = Disabled	
				1 = Enabled	

Register 05h VMID Control 0

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R14 (0Eh)	1	HPL_PGA_EN	0	Left Headphone Output Enable	
Power		A		0 = disabled	
Managemen t 2				1 = enabled	
12	0	HPR_PGA_EN	0	Right Headphone Output Enable	
		A		0 = disabled	
				1 = enabled	

Register 0Eh Power Management 2

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R15 (0Fh)	1	LINEOUTL_PG	0	Left Line Output Enable	
Power		A_ENA		0 = disabled	
Managemen				1 = enabled	
t 3	0	LINEOUTR_PG	0	Right Line Output Enable	
		A_ENA		0 = disabled	
				1 = enabled	

Register 0Fh Power Management 3



REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R18 (12h)	3	DACL_ENA	0	Left DAC Enable	
Power				0 = DAC disabled	
Managemen				1 = DAC enabled	
t 6	2	DACR_ENA	0	Right DAC Enable	
				0 = DAC disabled	
				1 = DAC enabled	

Register 12h Power Management 6

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R20 (14h)	14	TOCLK_RATE	0	TOCLK Rate Divider (/16)	
Clock Rates		_DIV16		0 = f / 1	
0				1 = f / 16	
	13	TOCLK_RATE	0	TOCLK Rate Multiplier	
		_X4		0 = f x 1	
				1 = f x 4	
	0	MCLK_DIV	0	Enables divide by 2 on MCLK	
				0 = SYSCLK = MCLK	
				1 = SYSCLK = MCLK / 2	

Register 14h Clock Rates 0

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R21 (15h)	13:10	CLK_SYS_RAT	0011	Selects the SYSCLK / fs ratio	
Clock Rates		E [3:0]		0000 = 64	
1				0001 = 128	
				0010 = 192	
				0011 = 256	
				0100 = 384	
				0101 = 512	
				0110 = 768	
				0111 = 1024	
				1000 = 1408	
				1001 = 1536	
	2:0	SAMPLE_RAT	101	Selects the Sample Rate (fs)	
		E [2:0]		000 = 8kHz	
				001 = 11.025kHz, 12kHz	
				010 = 16kHz	
				011 = 22.05kHz, 24kHz	
				100 = 32kHz	
				101 = 44.1kHz, 48kHz	
				110 to 111 = Reserved	

Register 15h Clock Rates 1



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R22 (16h)	15	MCLK_INV	0	MCLK Invert	
Clock Rates		_		0 = MCLK not inverted	
2				1 = MCLK inverted	
	14	SYSCLK_SRC	0	SYSCLK Source Select	
				0 = MCLK	
				1 = FLL output	
	12	TOCLK_RATE	0	TOCLK Rate Divider (/2)	
				0 = f / 2	
				1 = f / 1	
	3	OPCLK_ENA	0	GPIO Clock Output Enable	
				0 = disabled	
				1 = enabled	
	2	CLK_SYS_EN	0	System Clock enable	
		A		0 = Disabled	
				1 = Enabled	
	1	CLK_DSP_EN	0	DSP Clock enable	
		A		0 = Disabled	
				1 = Enabled	
	0	TOCLK_ENA	0	Zero Cross timeout enable	
				0 = Disabled	
				1 = Enabled	

Register 16h Clock Rates 2

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R24 (18h)	12	DACL DATINV	0	Left DAC Invert	
Audio	12	Bride_Briting	Ŭ	0 = Left DAC output not inverted	
Interface 0				1 = Left DAC output inverted	
	11	DACR DATIN	0	Right DAC Invert	
		v		0 = Right DAC output not inverted	
				1 = Right DAC output inverted	
	10:9	DAC_BOOST	00	DAC Digital Input Volume Boost	
		[1:0]		00 = 0dB	
				01 = +6dB (Input data must not exceed -6dBFS)	
				10 = +12dB (Input data must not exceed -12dBFS)	
				11 = +18dB (Input data must not exceed -18dBFS)	
	5	AIFDACL_SRC	0	Left DAC Data Source Select	
				0 = Left DAC outputs left channel data	
				1 = Left DAC outputs right channel data	
	4	AIFDACR_SR	1	Right DAC Data Source Select	
		С		0 = Right DAC outputs left channel data	
				1 = Right DAC outputs right channel data	
	1	DAC_COMP	0	DAC Companding Enable	
				0 = disabled	
				1 = enabled	
	0	DAC_COMPM	0	DAC Companding Type	
		ODE		0 = µ-law	
				1 = A-law	

Register 18h Audio Interface 0



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R25 (19h)	13	AIFDAC_TDM	0	DAC TDM Enable	
Audio				0 = Normal DACDAT operation	
Interface 1				1 = TDM enabled on DACDAT	
	12	AIFDAC_TDM_	0	DACDAT TDM Channel Select	
		CHAN		0 = DACDAT data input on slot 0	
				1 = DACDAT data input on slot 1	
	8	AIF_TRIS	0	Audio Interface Tristate	
				0 = Audio interface pins operate normally	
				1 = Tristate all audio interface pins	
	7	AIF_BCLK_INV	0	BCLK Invert	
				0 = BCLK not inverted	
				1 = BCLK inverted	
	6	BCLK_DIR	0	Audio Interface BCLK Direction	
				0 = BCLK is input	
				1 = BCLK is output	
	4	AIF_LRCLK_IN V	0	LRC Polarity / DSP Mode A-B select.	
				Right, left and I2S modes – LRC polarity	
				0 = Not Inverted	
				1 = Inverted	
				DSP Mode – Mode A-B select	
				0 = MSB is available on 2nd BCLK rising edge after	
				LRC rising edge (mode A)	
				1 = MSB is available on 1st BCLK rising edge after LRC rising edge (mode B)	
	3:2	AIF_WL [1:0]	10	Digital Audio Interface Word Length	
				00 = 16 bits	
				01 = 20 bits	
				10 = 24 bits	
				11 = 32 bits	
	1:0	AIF_FMT [1:0]	10	Digital Audio Interface Format	
				00 = Right Justified	
				01 = Left Justified	
				10 = I2S	
				11 = DSP	

Register 19h Audio Interface 1

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R26 (1Ah) Audio Interface 2	11:8	OPCLK_DIV [3:0]	0000	GPIO Output Clock Divider 0000 = SYSCLK 0001 = SYSCLK / 2 0010 = SYSCLK / 3 0011 = SYSCLK / 4 0100 = SYSCLK / 5.5 0101 = SYSCLK / 6 0110 = SYSCLK / 8 0111 = SYSCLK / 12 1000 = SYSCLK / 16	



PD, Rev 4.1, February 2013

WM8912

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDICEOU				1001 to 1111 = Reserved	
	4:0	BCLK_DIV	0 0100	BCLK Frequency (Master Mode)	
	4.0	[4:0]	0_0100	00000 = SYSCLK	
				00001 = SYSCLK / 1.5	
				00010 = SYSCLK / 2	
				00011 = SYSCLK / 3	
				00100 = SYSCLK / 4	
				00101 = SYSCLK / 5	
				00110 = SYSCLK / 5.5	
				00111 = SYSCLK / 6	
				01000 = SYSCLK / 8 (default)	
				01001 = SYSCLK / 10	
				01010 = SYSCLK / 11	
				01011 = SYSCLK / 12	
				01100 = SYSCLK / 16	
				01101 = SYSCLK / 20	
				01110 = SYSCLK / 22	
				01111 = SYSCLK / 24	
				10000 = SYSCLK / 25	
				10001 = SYSCLK / 30	
				10010 = SYSCLK / 32	
				10011 = SYSCLK / 44	
				10100 = SYSCLK / 48	

Register 1Ah Audio Interface 2

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R27 (1Bh)	11	LRCLK_DIR	0	Audio Interface LRC Direction	
Audio				0 = LRC is input	
Interface 3				1 = LRC is output	
	10:0	LRCLK_RATE	000_0100_	LRC Rate (Master Mode)	
		[10:0]	0000	LRC clock output = BCLK / LRCLK_RATE	
				Integer (LSB = 1)	
				Valid range: 8 to 2047	

Register 1Bh Audio Interface 3

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R30 (1Eh)	8	DAC_VU	0	DAC Volume Update	
DAC Digital Volume Left				Writing a 1 to this bit causes left and right DAC volume to be updated simultaneously	
	7:0	DACL_VOL	1100_0000	Left DAC Digital Volume	
		[7:0]		00h = Mute	
				01h = -71.625dB	
				02h = -71.250dB	
				(0.375dB steps)	
				C0h to FFh = 0dB	

Register 1Eh DAC Digital Volume Left



WM8912

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R31 (1Fh) DAC Digital Volume	8	DAC_VU	0	DAC Volume Update Writing a 1 to this bit causes left and right DAC volume to be updated simultaneously	
Right	7:0	DACR_VOL [7:0]	1100_0000	Right DAC Digital Volume 00h = Mute 01h = -71.625dB 02h = -71.250dB (0.375dB steps) C0h to FFh = 0dB	

Register 1Fh DAC Digital Volume Right

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
	12		0	DAC Mono Mix	
R33 (21h) DAC Digital	12	DAC_MONO	0	0 = Stereo	
1				1 = Mono (Mono mix output on enabled DAC)	
	4.4		0		
	11	DAC_SB_FILT	0	Selects DAC filter characteristics	
				0 = Normal mode	
				1 = Sloping stopband mode	
	10	DAC_MUTERA	0	DAC Soft Mute Ramp Rate	
		TE		0 = Fast ramp (fs/2, maximum ramp time is 10.7ms at fs=48k)	
				1 = Slow ramp (fs/32, maximum ramp time is 171ms at fs=48k)	
	9	DAC_UNMUTE	0	DAC Soft Mute Mode	
		_RAMP		0 = Disabling soft-mute (DAC_MUTE=0) will cause the DAC volume to change immediately to DACL_VOL and DACR_VOL settings	
				1 = Disabling soft-mute (DAC_MUTE=0) will cause the DAC volume to ramp up gradually to the DACL_VOL and DACR_VOL settings	
	6	DAC_OSR128	0	DAC Oversample Rate Select	
				0 = Low power (normal OSR)	
				1 = High performance (double OSR)	
	3	DAC_MUTE	1	DAC Soft Mute Control	
				0 = DAC Un-mute	
				1 = DAC Mute	
	2:1	DEEMPH [1:0]	00	DAC De-Emphasis Control	
				00 = No de-emphasis	
				01 = 32kHz sample rate	
				10 = 44.1kHz sample rate	
				11 = 48kHz sample rate	

Register 21h DAC Digital 1



WM8912

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R40 (28h)	15	DRC_ENA	0	DRC enable	
DRC 0				1 = enabled	
				0 = disabled	
	14	DRC_DAC_PA	0	DRC path select	
		TH		0 = Reserved	
				1 = DAC path	
	12:11	DRC_GS_HYS	00	Gain smoothing hysteresis threshold	
		T_LVL [1:0]		00 = Low	
				01 = Medium (recommended)	
				10 = High	
				11 = Reserved	
	10:6	DRC_STARTU	0_0110	Initial gain at DRC startup	
		P_GAIN [4:0]		00000 = -3dB	
				00001 = -2.5dB	
				00010 = -2dB	
				00011 = -1.5dB	
				00100 = -1dB	
				00101 = -0.5dB	
				00110 = 0dB (default)	
				00111 = 0.5dB	
				01000 = 1dB	
				01001 = 1.5dB	
				01010 = 2dB	
				01011 = 2.5dB	
				01100 = 3dB	
				01101 = 3.5dB	
				01110 = 4dB	
				01111 = 4.5dB	
				10000 = 5dB	
				10001 = 5.5dB	
				10010 = 6dB	
				10011 to 11111 = Reserved	
	5	DRC_FF_DEL	1	Feed-forward delay for anti-clip feature	
		AY		0 = 5 samples	
				1 = 9 samples	
				Time delay can be calculated as 5/fs or 9/ fs, where fs is the sample rate.	
	3	DRC_GS_ENA	1	Gain smoothing enable	
				0 = disabled	
				1 = enabled	
	2	DRC_QR	1	Quick release enable	
				0 = disabled	
				1 = enabled	
	1	DRC_ANTICLI	1	Anti-clip enable	
		Р		0 = disabled	
				1 = enabled	
	0	DRC_GS_HYS	1	Gain smoothing hysteresis enable	
		T		0 = disabled	
				1 = enabled	

Register 28h DRC 0

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R41 (29h)	15:12	DRC_ATK [3:0]	0011	Gain attack rate (seconds/6dB)	
DRC 1				0000 = instantaneous	
				0001 = 363us	
				0010 = 726us	
				0011 = 1.45ms (default)	
				0100 = 2.9ms 0101 = 5.8ms	
				0110 = 11.6ms	
				0111 = 23.2ms	
				1000 = 46.4ms	
				1001 = 92.8ms	
				1010 = 185.6ms	
				1011-1111 = Reserved	
	11:8	DRC_DCY [3:0]	0010	Gain decay rate (seconds/6dB)	
				0000 = 186ms	
				0001 = 372ms	
				0010 = 743ms (default)	
				0011 = 1.49s	
				0100 = 2.97s	
				0101 = 5.94s	
				0110 = 11.89s	
				0111 = 23.78s 1000 = 47.56s	
				1000 - 47.50s	
	7:6	DRC_QR_THR	01	Quick release crest factor threshold	
	1.0	[1:0]	01	00 = 12dB	
				01 = 18dB (default)	
				10 = 24dB	
				11 = 30dB	
	5:4	DRC_QR_DCY	00	Quick release decay rate (seconds/6dB)	
		[1:0]		00 = 0.725ms (default)	
				01 = 1.45ms	
				10 = 5.8ms	
				11 = Reserved	
	3:2	DRC_MINGAIN	10	Minimum gain the DRC can use to attenuate audio	
		[1:0]		signals	
				00 = 0dB (default) 01 = -6dB	
				10 = -12dB	
				11 = -18dB	
	1:0	DRC_MAXGAI	00	Maximum gain the DRC can use to boost audio signals	
		N [1:0]		00 = 12dB	
		_		01 = 18dB (default)	
				10 = 24dB	
				11 = 36dB	

Register 29h DRC 1



REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R42 (2Ah)	5:3	DRC_HI_COM	000	Compressor slope R0	
DRC 2		P [2:0]		000 = 1 (no compression)	
				001 = 1/2	
				010 = 1/4	
				011 = 1/8	
				100 = 1/16	
				101 = 0	
				110 = Reserved	
				111 = Reserved	
	2:0	DRC_LO_COM	000	Compressor slope R1	
		P [2:0]		000 = 1 (no compression)	
				001 = 1/2	
				010 = 1/4	
				011 = 1/8	
				100 = 0	
				101 = Reserved	
				11X = Reserved	

Register 2Ah DRC 2

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R43 (2Bh) DRC 3	10:5	DRC_KNEE_IP [5:0]	00_0000	Compressor threshold T (dB) 000000 = 0dB 000001 = -0.75dB 000010 = -1.5dB (-0.75dB steps) 111100 = -45dB	
				111101 = Reserved 11111X = Reserved	
	4:0	DRC_KNEE_O P [4:0]	0_0000	Compressor amplitude at threshold YT (dB) 00000 = 0dB 00001 = -0.75dB 00010 = -1.5dB (-0.75dB steps) 11110 = -22.5dB 11111 = Reserved	

Register 2Bh DRC 3



WM8912

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R57 (39h)	8	HPOUTL_MUT	0	Left Headphone Output Mute	
Analogue		E		0 = Un-mute	
OUT1 Left				1 = Mute	
	7	HPOUT_VU	0	Headphone Output Volume Update	
				Writing a 1 to this bit will update HPOUTL and HPOUTR volumes simultaneously.	
	6	HPOUTLZC	0	Left Headphone Output Zero Cross Enable	
				0 = disabled	
				1 = enabled	
	5:0	HPOUTL_VOL	10_1101	Left Headphone Output Volume	
		[5:0]		000000 = -57dB	
				000001 = -56dB	
				(1dB steps)	
				111001 = 0dB	
				(1dB steps)	
				111110 = +5dB	
				111111 = +6dB	

Register 39h Analogue OUT1 Left

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS R58 (3Ah)	8	HPOUTR MUT	0	Right Headphone Output Mute	
Analogue	0	E	Ū	0 = Un-mute	
OUT1 Right				1 = Mute	
	7	HPOUT_VU	0	Headphone Output Volume Update	
				Writing a 1 to this bit will update HPOUTL and HPOUTR volumes simultaneously.	
	6	HPOUTRZC	0	Right Headphone Output Zero Cross Enable	
				0 = disabled	
				1 = enabled	
	5:0	HPOUTR_VOL	10_1101	Right Headphone Output Volume	
		[5:0]		000000 = -57dB	
				000001 = -56dB	
				(1dB steps)	
				111001 = 0dB	
				(1dB steps)	
				111110 = +5dB	
				111111 = +6dB	

Register 3Ah Analogue OUT1 Right



WM8912

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R59 (3Bh)	8	LINEOUTL_MU	0	Left Line Output Mute	
Analogue		TE		0 = Un-mute	
OUT2 Left				1 = Mute	
	7	LINEOUT_VU	0	Line Output Volume Update	
				Writing a 1 to this bit will update LINEOUTL and LINEOUTR volumes simultaneously.	
	6	LINEOUTLZC	0	Left Line Output Zero Cross Enable	
				0 = disabled	
				1 = enabled	
	5:0	LINEOUTL_VO	11_1001	Left Line Output Volume	
		L [5:0]		000000 = -57dB	
				000001 = -56dB	
				(1dB steps)	
				111001 = 0dB	
				(1dB steps)	
				111110 = +5dB	
				111111 = +6dB	

Register 3Bh Analogue OUT2 Left

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R60 (3Ch)	8	LINEOUTR_M	0	Right Line Output Mute	
Analogue		UTE		0 = Un-mute	
OUT2 Right				1 = Mute	
	7	LINEOUT_VU	0	Line Output Volume Update	
				Writing a 1 to this bit will update LINEOUTL and LINEOUTR volumes simultaneously.	
	6	LINEOUTRZC	0	Right Line Output Zero Cross Enable	
				0 = disabled	
				1 = enabled	
	5:0	LINEOUTR_VO	11_1001	Right Line Output Volume	
		L [5:0]		000000 = -57dB	
				000001 = -56dB	
				(1dB steps)	
				111001 = 0dB	
				(1dB steps)	
				111110 = +5dB	
				111111 = +6dB	

Register 3Ch Analogue OUT2 Right



WM8912

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R67 (43h) DC Servo 0	3	DCS_ENA_CH AN_3	0	DC Servo enable for LINEOUTR 0 = disabled 1 = enabled	
	2	DCS_ENA_CH AN_2	0	DC Servo enable for LINEOUTL 0 = disabled 1 = enabled	
	1	DCS_ENA_CH AN_1	0	DC Servo enable for HPOUTR 0 = disabled 1 = enabled	
	0	DCS_ENA_CH AN_0	0	DC Servo enable for HPOUTL 0 = disabled 1 = enabled	

Register 43h DC Servo 0

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R68 (44h) DC Servo 1	15	DCS_TRIG_SI NGLE_3	0	Writing 1 to this bit selects a single DC offset correction for LINEOUTR.	
				In readback, a value of 1 indicates that the DC Servo single correction is in progress.	
	14	DCS_TRIG_SI NGLE_2	0	Writing 1 to this bit selects a single DC offset correction for LINEOUTL.	
				In readback, a value of 1 indicates that the DC Servo single correction is in progress.	
	13	DCS_TRIG_SI NGLE_1	0	Writing 1 to this bit selects a single DC offset correction for HPOUTR.	
				In readback, a value of 1 indicates that the DC Servo single correction is in progress.	
	12	DCS_TRIG_SI NGLE_0	0	Writing 1 to this bit selects a single DC offset correction for HPOUTL.	
				In readback, a value of 1 indicates that the DC Servo single correction is in progress.	
	11	DCS_TRIG_SE RIES_3	0	Writing 1 to this bit selects a series of DC offset corrections for LINEOUTR.	
				In readback, a value of 1 indicates that the DC Servo DAC Write correction is in progress.	
	10	DCS_TRIG_SE RIES_2	0	Writing 1 to this bit selects a series of DC offset corrections for LINEOUTL.	
				In readback, a value of 1 indicates that the DC Servo DAC Write correction is in progress.	
	9	DCS_TRIG_SE RIES_1	0	Writing 1 to this bit selects a series of DC offset corrections for HPOUTR.	
				In readback, a value of 1 indicates that the DC Servo DAC Write correction is in progress.	
	8	DCS_TRIG_SE RIES_0	0	Writing 1 to this bit selects a series of DC offset corrections for HPOUTL.	
				In readback, a value of 1 indicates that the DC Servo DAC Write correction is in progress.	
	7	DCS_TRIG_ST ARTUP_3	0	Writing 1 to this bit selects Start-Up DC Servo mode for LINEOUTR.	
				In readback, a value of 1 indicates that the DC Servo Start-Up correction is in progress.	
	6	DCS_TRIG_ST ARTUP_2	0	Writing 1 to this bit selects Start-Up DC Servo mode for LINEOUTL.	



PD, Rev 4.1, February 2013

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
				In readback, a value of 1 indicates that the DC Servo Start-Up correction is in progress.	
	5	DCS_TRIG_ST ARTUP_1	0	Writing 1 to this bit selects Start-Up DC Servo mode for HPOUTR.	
				In readback, a value of 1 indicates that the DC Servo Start-Up correction is in progress.	
	4	DCS_TRIG_ST ARTUP_0	0	Writing 1 to this bit selects Start-Up DC Servo mode for HPOUTL.	
				In readback, a value of 1 indicates that the DC Servo Start-Up correction is in progress.	
	3	DCS_TRIG_DA C_WR_3	0	Writing 1 to this bit selects DAC Write DC Servo mode for LINEOUTR.	
				In readback, a value of 1 indicates that the DC Servo DAC Write correction is in progress.	
	2	DCS_TRIG_DA C_WR_2	0	Writing 1 to this bit selects DAC Write DC Servo mode for LINEOUTL.	
				In readback, a value of 1 indicates that the DC Servo DAC Write correction is in progress.	
	1	DCS_TRIG_DA C_WR_1	0	Writing 1 to this bit selects DAC Write DC Servo mode for HPOUTR.	
				In readback, a value of 1 indicates that the DC Servo DAC Write correction is in progress.	
	0	DCS_TRIG_DA C_WR_0	0	Writing 1 to this bit selects DAC Write DC Servo mode for HPOUTL.	
				In readback, a value of 1 indicates that the DC Servo DAC Write correction is in progress.	

Register 44h DC Servo 1

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R69 (45h) DC Servo 2	11:8	DCS_TIMER_P ERIOD_23 [3:0]	1010	Time between periodic updates for LINEOUTL/LINEOUTR. Time is calculated as 0.256s x (2^PERIOD) 0000 = Off 0001 = 0.52s	
				1010 = 266s (4min 26s) 1111 = 8519s (2hr 22s)	
	3:0	DCS_TIMER_P ERIOD_01 [3:0]	1010	Time between periodic updates for HPOUTL/HPOUTR. Time is calculated as 0.256s x (2^PERIOD) 0000 = Off 0001 = 0.52s 1010 = 266s (4min 26s) 1111 = 8519s (2hr 22s)	

Register 45h DC Servo 2

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R71 (47h) DC Servo 4	6:0	DCS_SERIES_ NO_23 [6:0]	010_1010	Number of DC Servo updates to perform in a series event for LINEOUTL/LINEOUTR. 0 = 1 updates 1 = 2 updates 	
				127 = 128 updates	

Register 47h DC Servo 4



REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R72 (48h) DC Servo 5	6:0	DCS_SERIES_ NO_01 [6:0]	010_1010	Number of DC Servo updates to perform in a series event for HPOUTL/HPOUTR. 0 = 1 updates 1 = 2 updates 127 = 128 updates	

Register 48h DC Servo 5

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R73 (49h) DC Servo 6	7:0	DCS_DAC_WR _VAL_3 [7:0]	0000_0000	DC Offset value for LINEOUTR in DAC Write DC Servo mode in two's complement format.	
				In readback, the current DC offset value is returned in two's complement format.	
				Two's complement format:	
				LSB is 0.25mV.	
				Range is +/-32mV	

Register 49h DC Servo 6

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R74 (4Ah) DC Servo 7	7:0	DCS_DAC_WR _VAL_2 [7:0]	0000_0000	DC Offset value for LINEOUTL in DAC Write DC Servo mode in two's complement format.	
				In readback, the current DC offset value is returned in two's complement format.	
				Two's complement format:	
				LSB is 0.25mV.	
				Range is +/-32mV	

Register 4Ah DC Servo 7

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R75 (4Bh) DC Servo 8	7:0	DCS_DAC_WR _VAL_1 [7:0]	0000_0000	DC Offset value for HPOUTR in DAC Write DC Servo mode in two's complement format.	
				In readback, the current DC offset value is returned in two's complement format.	
				Two's complement format:	
				LSB is 0.25mV.	
				Range is +/-32mV	

Register 4Bh DC Servo 8



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R76 (4Ch) DC Servo 9	7:0	DCS_DAC_WR _VAL_0 [7:0]	0000_0000	DC Offset value for HPOUTL in DAC Write DC Servo mode in two's complement format.	
				In readback, the current DC offset value is returned in two's complement format.	
				Two's complement format:	
				LSB is 0.25mV.	
				Range is +/-32mV	

Register 4Ch DC Servo 9

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R77 (4Dh)	11:8	DCS_CAL_CO	0000	DC Servo Complete status	
DC Servo		MPLETE [3:0]		[3] - LINEOUTR	
Readback 0				[2] - LINEOUTL	
				[1] - HPOUTR	
				[0] - HPOUTL	
				0 = DAC Write or Start-Up DC Servo mode not completed.	
				1 = DAC Write or Start-Up DC Servo mode complete.	
	7:4		_COMPLETE [3:0]	DC Servo DAC Write status	
		—		[3] - LINEOUTR	
		[0.0]			
				[1] - HPOUTR	
				[0] - HPOUTL	
				0 = DAC Write DC Servo mode not completed.	
				1 = DAC Write DC Servo mode complete.	
	3:0	DCS_STARTU	0000	DC Servo Start-Up status	
		P_COMPLETE		[3] - LINEOUTR	
		[3:0]		[2] - LINEOUTL	
				[1] - HPOUTR	
				[0] - HPOUTL	
				0 = Start-Up DC Servo mode not completed	
				1 = Start-Up DC Servo mode complete.	

Register 4Dh DC Servo Readback 0



WM8912

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO					
ADDRESS			-							
R90 (5Ah) Analogue	7	HPL_RMV_SH ORT	0	Removes HPOUTL short						
HP 0		ON		0 = HPOUTL short enabled 1 = HPOUTL short removed						
				For normal operation, this bit should be set as the final step of the HPL Enable sequence.						
	6	HPL_ENA_OU	0	Enables HPOUTL output stage						
		TP		0 = Disabled						
				1 = Enabled						
				For normal operation, this bit should be set to 1 after the DC offset cancellation has been scheduled.						
	5	HPL_ENA_DLY	0	Enables HPOUTL intermediate stage						
				0 = Disabled						
				1 = Enabled						
				For normal operation, this bit should be set to 1 after the output signal path has been configured, and before DC offset cancellation is scheduled. This bit should be set with at least 20us delay after HPL_ENA.						
	4	HPL_ENA	0	Enables HPOUTL input stage						
				0 = Disabled						
				1 = Enabled						
				For normal operation, this bit should be set as the first step of the HPL Enable sequence.						
	3	HPR_RMV_SH	HPR_RMV_SH	HPR_RMV_SH	3 HPR_RMV_SH		3 HPR_RMV_SH 0	0	Removes HPOUTR short	
		ORT		0 = HPOUTR short enabled						
				1 = HPOUTR short removed						
				For normal operation, this bit should be set as the final step of the HPR Enable sequence.						
	2	HPR_ENA_OU	0	Enables HPOUTR output stage						
		TP		0 = Disabled						
				1 = Enabled						
				For normal operation, this bit should be set to 1 after the DC offset cancellation has been scheduled.						
	1	HPR_ENA_DL	0	Enables HPOUTR intermediate stage						
		Y		0 = Disabled						
				1 = Enabled						
				For normal operation, this bit should be set to 1 after the output signal path has been configured, and before DC offset cancellation is scheduled. This bit should be set with at least 20us delay after HPR_ENA.						
	0	HPR_ENA	0	Enables HPOUTR input stage						
		_		0 = Disabled						
				1 = Enabled						
				For normal operation, this bit should be set as the first step of the HPR Enable sequence.						

Register 5Ah Analogue HP 0



WM8912

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R94 (5Eh) Analogue	7	LINEOUTL_RM V_SHORT	0	Removes LINEOUTL short 0 = LINEOUTL short enabled	
Lineout 0				1 = LINEOUTL short removed	
				For normal operation, this bit should be set as the final step of the LINEOUTL Enable sequence.	
	6	LINEOUTL_EN	0	Enables LINEOUTL output stage	
		A_OUTP		0 = Disabled	
				1 = Enabled	
				For normal operation, this bit should be set to 1 after the DC offset cancellation has been scheduled.	
	5	LINEOUTL_EN	0	Enables LINEOUTL intermediate stage	
		A_DLY		0 = Disabled	
				1 = Enabled	
				For normal operation, this bit should be set to 1 after the output signal path has been configured, and before DC offset cancellation is scheduled. This bit should be set with at least 20us delay after LINEOUTL_ENA.	
	4	LINEOUTL_EN	0	Enables LINEOUTL input stage	
		A		0 = Disabled	
				1 = Enabled	
				For normal operation, this bit should be set as the first step of the LINEOUTL Enable sequence.	
	3	LINEOUTR_R	0	Removes LINEOUTR short	
		MV_SHORT		0 = LINEOUTR short enabled	
				1 = LINEOUTR short removed	
				For normal operation, this bit should be set as the final step of the LINEOUTR Enable sequence.	
	2	LINEOUTR_EN	EN 0	Enables LINEOUTR output stage	
		A_OUTP		0 = Disabled	
				1 = Enabled	
				For normal operation, this bit should be set to 1 after the DC offset cancellation has been scheduled.	
	1	LINEOUTR_EN	0	Enables LINEOUTR intermediate stage	
		A_DLY		0 = Disabled	
				1 = Enabled	
				For normal operation, this bit should be set to 1 after the output signal path has been configured, and before DC offset cancellation is scheduled. This bit should be set with at least 20us delay after LINEOUTR_ENA.	
	0	LINEOUTR_EN	0	Enables LINEOUTR input stage	
		A		0 = Disabled	
				1 = Enabled	
				For normal operation, this bit should be set as the first step of the LINEOUTR Enable sequence.	

Register 5Eh Analogue Lineout 0

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R98 (62h)	0	CP_ENA	0	Enable charge-pump digits	
Charge				0 = disable	
Pump 0				1 = enable	

Register 62h Charge Pump 0



REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R104 (68h)	0	CP_DYN_PWR	0	Enable dynamic charge pump power control	
Class W 0				0 = Charge pump controlled by volume register settings (Class G)	
				1 = Charge pump controlled by real-time audio level (Class W)	
				Class W is recommended for lowest power consumption.	

Register 68h Class W 0

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R108 (6Ch) Write Sequencer 0	8	WSEQ_ENA	0	Write Sequencer Enable. 0 = Disabled 1 = Enabled	
	4:0	WSEQ_WRITE _INDEX [4:0]	0_0000	Sequence Write Index. This is the memory location to which any updates to R109 and R110 will be copied. 0 to 31 = RAM addresses	

Register 6Ch Write Sequencer 0

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R109 (6Dh) Write Sequencer 1	Vrite WIDTH [2:0]	000	Width of the data block written in this sequence step. 000 = 1 bit 001 = 2 bits 010 = 3 bits 011 = 4 bits 100 = 5 bits 101 = 6 bits 110 = 7 bits 111 = 8 bits		
	11:8 7:0	WSEQ_DATA_ START [3:0] WSEQ_ADDR [7:0]	0000	Bit position of the LSB of the data block written in this sequence step. 0000 = Bit 0 1111 = Bit 15 Control Register Address to be written to in this sequence step.	

Register 6Dh Write Sequencer 1



WM8912

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R110 (6Eh) Write Sequencer 2	14	WSEQ_EOS	0	End of Sequence flag. This bit indicates whether the Control Write Sequencer should stop after executing this step.	
				0 = Not end of sequence1 = End of sequence (Stop the sequencer after this step).	
	11:8	WSEQ_DELAY [3:0]	0000	Time delay after executing this step. Total delay time per step (including execution)= 62.5µs × (2^WSEQ_DELAY + 8)	
	7:0	WSEQ_DATA [7:0]	0000_0000	Data to be written in this sequence step. When the data width is less than 8 bits, then one or more of the MSBs of WSEQ_DATA are ignored. It is recommended that unused bits be set to 0.	

Register 6Eh Write Sequencer 2

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R111 (6Fh) Write Sequencer 3	9	WSEQ_ABOR T	0	Writing a 1 to this bit aborts the current sequence and returns control of the device back to the serial control interface.	
Sequencer 3	8	WSEQ_START	0	Writing a 1 to this bit starts the write sequencer at the memory location indicated by the WSEQ_START_INDEX field. The sequence continues until it reaches an "End of sequence" flag. At the end of the sequence, this bit will be reset by the Write Sequencer.	
	5:0	WSEQ_START _INDEX [5:0]	00_0000	Sequence Start Index. This is the memory location of the first command in the selected sequence.	
				0 to 31 = RAM addresses	
				32 to 48 = ROM addresses	
				49 to 63 = Reserved	

Register 6Fh Write Sequencer 3

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R112 (70h) Write Sequencer 4	9:4	WSEQ_CURR ENT_INDEX [5:0]	00_0000	Sequence Current Index (read only): This is the location of the most recently accessed command in the write sequencer memory.	
	0	WSEQ_BUSY	0	Sequencer Busy flag (read only): 0 = Sequencer idle 1 = Sequencer busy Note: it is not possible to write to control registers via the control interface while the Sequencer is Busy.	

Register 70h Write Sequencer 4



WM8912

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R116 (74h) FLL Control 1	2	FLL_FRACN_E NA	0	FLL Fractional enable 0 = Integer Mode 1 = Fractional Mode	
				Fractional Mode (FLL_FRACN_ENA=1) is recommended in all cases	
	1	FLL_OSC_EN A	0	FLL Oscillator enable 0 = Disabled 1 = Enabled	
				FLL_OSC_ENA must be enabled before enabling FLL_ENA.	
				Note that this field is required for free-running FLL modes only.	
	0	FLL_ENA	0	FLL Enable 0 = Disabled 1 = Enabled	
				FLL_OSC_ENA must be enabled before enabling FLL_ENA.	

Register 74h FLL Control 1

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R117 (75h)	13:8	FLL_OUTDIV	00_0000	FLL FOUT clock divider	
FLL Control		[5:0]		00_0000 = Reserved	
2				00_0001 = Reserved	
				00_0010 = Reserved	
				00_0011 = 4	
				00_0100 = 5	
				00_0101 = 6	
				11_1110 = 63	
				11_1111 = 64	
				(FOUT = FVCO / FLL_OUTDIV)	
	6:4	FLL_CTRL_RA	000	Frequency of the FLL control block	
		TE [2:0]		000 = FVCO / 1 (Recommended value)	
				001 = FVCO / 2	
				010 = FVCO / 3	
				011 = FVCO / 4	
				100 = FVCO / 5	
				101 = FVCO / 6	
				110 = FVCO / 7	
				111 = FVCO / 8	
				Recommended that these are not changed from default.	
	2:0	FLL_FRATIO	111	FVCO clock divider	
		[2:0]		000 = 1	
				001 = 2	
				010 = 4	



PD, Rev 4.1, February 2013

WM8912

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
				011 = 8	
				1XX = 16	
				000 recommended for high FREF	
				011 recommended for low FREF	

Register 75h FLL Control 2

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R118 (76h) FLL Control 3	15:0		_	Fractional multiply for FREF (MSB = 0.5)	

Register 76h FLL Control 3

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R119 (77h)	14:5	FLL_N [9:0]	01_0111_0	Integer multiply for FREF	
FLL Control			111	(LSB = 1)	
4	3:0	FLL_GAIN [3:0]	0000	FLL Gain applied to error	
				0000 = x 1 (Recommended value)	
				0001 = x 2	
				0010 = x 4	
				0011 = x 8	
				0100 = x 16	
				0101 = x 32	
				0110 = x 64	
				0111 = x 128	
				1000 = x 256	
				Recommended that these are not changed from	
				default.	

Register 77h FLL Control 4

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R120 (78h) FLL Control 5	4:3	FLL_CLK_REF _DIV [1:0]	00	FLL Clock Reference Divider 00 = MCLK / 1 01 = MCLK / 2 10 = MCLK / 4 11 = MCLK / 8 MCLK (or other input reference) must be divided down to <=13.5MHz. For lower power operation, the reference clock can be divided down further if desired.	
	1:0	FLL_CLK_REF _SRC [1:0]	00	FLL Clock source 00 = MCLK 01 = BCLK 10 = LRCLK	



PD, Rev 4.1, February 2013

WM8912

Production Data

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
				11 = Reserved	

Register 78h FLL Control 5

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R121 (79h)	5	GPIO1_PU	0	GPIO1 pull-up resistor enable	
GPIO				0 = pull-up disabled	
Control 1				1 = pull-up enabled	
	4	GPIO1_PD	1	GPIO1 pull-down resistor enable	
				0 = pull-down disabled	
				1 = pull-down enabled	
	3:0	GPIO1_SEL	0100	GPIO1 Function Select	
		[3:0]		0000 = GPIO input	
				0001 = Clock output (f=SYSCLK/OPCLKDIV)	
				0010 = Logic '0' output	
				0011 = Logic '1' output	
				0100 = IRQ output (default)	
				0101 = FLL Lock output	
				0110 = Reserved	
				0111 = Reserved	
				1000 = Reserved	
				1001 = FLL Clock output	
				1010 to 1111 = Reserved	

Register 79h GPIO Control 1

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R124 (7Ch)	7	GPIO_BCLK_	0	Selects BCLK/GPIO4 pin function	
GPIO		MODE_ENA		0 = BCLK/GPIO4 is used as BCLK	
Control 4				1 = BCLK/GPIO4 is used as GPIO. MCLK provides the	
				BCLK in the AIF in this mode.	
	3:0	GPIO_BCLK_S	0000	BCLK/GPIO4 function select:	
		EL [3:0]		0000 = GPIO input (default)	
				0001 = Clock output (f=SYSCLK/OPCLKDIV)	
				0010 = Logic '0' output	
				0011 = Logic '1' output	
				0100 = IRQ output	
				0101 = FLL Lock output	
				0110 = Reserved	
				0111 = Reserved	
				1000 = Reserved	
				1001 = FLL Clock output	
				1010 to 1111 = Reserved	

Register 7Ch GPIO Control 4



REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R126 (7Eh)	7	MCLK_PU	0	MCLK pull-up resistor enable	
Digital Pulls				0 = pull-up disabled	
				1 = pull-up enabled	
	6	MCLK_PD	0	MCLK pull-down resistor enable	
				0 = pull-down disabled	
				1 = pull-down enabled	
	5	DACDAT_PU	0	DACDAT pull-up resistor enable	
				0 = pull-up disabled	
				1 = pull-up enabled	
	4	DACDAT_PD	0	DACDAT pull-down resistor enable	
				0 = pull-down disabled	
				1 = pull-down enabled	
	3	LRCLK_PU	0	LRCLK pull-up resistor enable	
				0 = pull-up disabled	
				1 = pull-up enabled	
	2	LRCLK_PD	0	LRCLK pull-down resistor enable	
				0 = pull-down disabled	
				1 = pull-down enabled	
	1	BCLK_PU	0	BCLK pull-up resistor enable	
				0 = pull-up disabled	
				1 = pull-up enabled	
	0	BCLK_PD	0	BCLK pull-down resistor enable	
				0 = pull-down disabled	
				1 = pull-down enabled	

Register 7Eh Digital Pulls

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R127 (7Fh)	10	IRQ	0	Logical OR of all other interrupt flags	
Interrupt	9	GPIO_BCLK_E	0	GPIO4 interrupt	
Status		INT		0 = interrupt not set	
				1 = interrupt is set	
				Cleared when a '1' is written	
	8	WSEQ_EINT	0	Write Sequence interrupt	
				0 = interrupt not set	
				1 = interrupt is set	
				Cleared when a '1' is written.	
				Note that the read value of WSEQ_EINT is not valid	
				whilst the Write Sequencer is Busy	
	5	GPIO1_EINT	0	GPIO1 interrupt	
				0 = interrupt not set	
				1 = interrupt is set	
				Cleared when a '1' is written	
	2	FLL_LOCK_EI	0	FLL Lock interrupt	
		NT		0 = interrupt not set	
				1 = interrupt is set	
				Cleared when a '1' is written	

Register 7Fh Interrupt Status



WM8912

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R128 (80h)	9	IM_GPIO_BCL	1	GPIO4 interrupt mask	
Interrupt		K_EINT		0 = do not mask interrupt	
Status Mask				1 = mask interrupt	
	8	IM_WSEQ_EIN	1	Write sequencer interrupt mask	
		Т		0 = do not mask interrupt	
				1 = mask interrupt	
	5	IM_GPIO1_EIN	1	GPIO1 interrupt mask	
		Т		0 = do not mask interrupt	
				1 = mask interrupt	
	2	IM_FLL_LOCK	1	FLL Lock interrupt mask	
		_EINT		0 = do not mask interrupt	
				1 = mask interrupt	

Register 80h Interrupt Status Mask

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R129 (81h)	9	GPIO_BCLK_E	0	GPIO4 interrupt polarity	
Interrupt		INT_POL		0 = active high	
Polarity				1 = active low	
	8	WSEQ_EINT_	0	Write Sequencer interrupt polarity	
		POL		0 = active high (interrupt is triggered when WSEQ is busy)	
				1 = active low (interrupt is triggered when WSEQ is idle)	
	5	GPIO1_EINT_	0	GPIO1 interrupt polarity	
		POL		0 = active high	
				1 = active low	
	2	FLL_LOCK_EI	0	FLL Lock interrupt polarity	
		NT_POL		0 = active high (interrupt is triggered when FLL Lock is reached)	
				1 = active low (interrupt is triggered when FLL is not locked)	

Register 81h Interrupt Polarity

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R130 (82h) Interrupt Debounce	9	GPIO_BCLK_E INT_DB	0	GPIO4 interrupt debounce 0 = disabled 1 = enabled	
	8	WSEQ_EINT_ DB	0	Write Sequencer interrupt debounce enable 0 = disabled 1 = enabled	
	5	GPIO1_EINT_ DB	0	GPIO1 input debounce 0 = disabled 1 = enabled	
	2	FLL_LOCK_EI NT_DB	0	FLL Lock debounce 0 = disabled 1 = enabled	

Register 82h Interrupt Debounce



WM8912

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R134 (86h)	0	EQ_ENA	0	EQ enable	
EQ1				0 = EQ disabled	
				1 = EQ enabled	

Register 86h EQ1

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R135 (87h)	4:0	EQ_B1_GAIN	0_1100	Gain for EQ band 1	
EQ2		[4:0]		00000 = -12dB	
				00001 = -11dB	
				(1dB steps)	
				01100 = 0dB	
				(1dB steps)	
				11000 = +12dB	
				11001 to 11111 = reserved	

Register 87h EQ2

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R136 (88h) EQ3	4:0	EQ_B2_GAIN [4:0]	0_1100	Gain for EQ band 2 00000 = -12dB 00001 = -11dB (1dB steps) 01100 = 0dB (1dB steps) 11000 = +12dB 11001 to 11111 = reserved	

Register 88h EQ3

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R137 (89h) EQ4	4:0	EQ_B3_GAIN [4:0]	0_1100	Gain for EQ band 3 00000 = -12dB 00001 = -11dB (1dB steps) 01100 = 0dB (1dB steps) 11000 = +12dB 11001 to 11111 = reserved	

Register 89h EQ4



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R138 (8Ah) EQ5	4:0	EQ_B4_GAIN [4:0]	0_1100	Gain for EQ band 4 00000 = -12dB 00001 = -11dB (1dB steps) 01100 = 0dB (1dB steps) 11000 = +12dB 11001 to 11111 = reserved	

Register 8Ah EQ5

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R139 (8Bh) EQ6	4:0	EQ_B5_GAIN [4:0]	0_1100	Gain for EQ band5 00000 = -12dB 00001 = -11dB (1dB steps) 01100 = 0dB (1dB steps) 11000 = +12dB 11001 to 11111 = reserved	

Register 8Bh EQ6

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R140 (8Ch) EQ7	15:0	EQ_B1_A [15:0]	0000_1111 _1100_101 _0	EQ Band 1 Coefficient A	

Register 8Ch EQ7

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R141 (8Dh) EQ8	15:0	EQ_B1_B [15:0]	0000_0100 _0000_000 _0	EQ Band 1 Coefficient B	

Register 8Dh EQ8

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R142 (8Eh) EQ9	15:0	EQ_B1_PG [15:0]	0000_0000 _1101_100 _0	EQ Band 1 Coefficient PG	

Register 8Eh EQ9



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R143 (8Fh) EQ10	15:0	EQ_B2_A [15:0]	0001_1110 _1011_010 _1	EQ Band 2 Coefficient A	

Register 8Fh EQ10

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R144 (90h) EQ11	15:0	EQ_B2_B [15:0]	1111_0001 _0100_010 _1	EQ Band 2 Coefficient B	

Register 90h EQ11

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R145 (91h) EQ12	15:0	EQ_B2_C [15:0]	0000_1011 _0111_010 _1		

Register 91h EQ12

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R146 (92h) EQ13	15:0	EQ_B2_PG [15:0]	0000_0001 _1100_010 _1		

Register 92h EQ13

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R147 (93h) EQ14	15:0	EQ_B3_A [15:0]	0001_1100 _0101_100 _0	EQ Band 3 Coefficient A	

Register 93h EQ14

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R148 (94h) EQ15	15:0	EQ_B3_B [15:0]	1111_0011 _0111_001 _1	EQ Band 3 Coefficient B	

Register 94h EQ15

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R149 (95h) EQ16	15:0	EQ_B3_C [15:0]	0000_1010 _0101_010 _0	EQ Band 3 Coefficient C	

Register 95h EQ16



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R150 (96h) EQ17	15:0	EQ_B3_PG [15:0]	0000_0101 _0101_100 _0	EQ Band 3 Coefficient PG	

Register 96h EQ17

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R151 (97h) EQ18	15:0	EQ_B4_A [15:0]	0001_0110 _1000_111 _0	EQ Band 4 Coefficient A	

Register 97h EQ18

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R152 (98h) EQ19	15:0	EQ_B4_B [15:0]	1111_1000 _0010_100 _1	EQ Band 4 Coefficient B	

Register 98h EQ19

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R153 (99h) EQ20	15:0	EQ_B4_C [15:0]	0000_0111 _1010_110 _1	EQ Band 4 Coefficient C	

Register 99h EQ20

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R154 (9Ah) EQ21	15:0	EQ_B4_PG [15:0]	0001_0001 _0000_001 _1	EQ Band 4 Coefficient PG	

Register 9Ah EQ21

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R155 (9Bh) EQ22	15:0	EQ_B5_A [15:0]	0000_0101 _0110_010 _0	EQ Band 5 Coefficient A	

Register 9Bh EQ22

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
ADDRESS					
R156 (9Ch) EQ23	15:0	EQ_B5_B [15:0]	0000_0101 _0101_100 _1	EQ Band 1 Coefficient B	

Register 9Ch EQ23



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R157 (9Dh) EQ24	15:0	EQ_B5_PG [15:0]	0100_0000 _0000_000 _0	EQ Band 5 Coefficient PG	

Register 9Dh EQ24

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R247 (F7h)	0	FLL_FRC_NC	0	FLL Forced control select	
FLL NCO		0		0 = Normal	
Test 0				1 = FLL oscillator controlled by FLL_FRC_NCO_VAL	
				(Note that this field is required for free-running FLL modes only)	

Register F7h FLL NCO Test 0

REGISTER	BIT	LABEL	DEFAULT	T DESCRIPTION REFER	
ADDRESS					
R248 (F8h) FLL NCO	5:0	FLL_FRC_NC O VAL [5:0]	01_1001	FLL Forced oscillator value	
Test 1		0_VAL [5.0]		Valid range is 000000 to 111111	
				0x19h (011001) = 12MHz approx	
				(Note that this field is required for free-running FLL modes only)	

Register F8h FLL NCO Test 1



APPLICATIONS INFORMATION

RECOMMENDED EXTERNAL COMPONENTS




Figure 56 Recommended External Components

Notes:

1. Decoupling Capacitors

X5R ceramic capacitor is recommended for capacitors C7, C8, C13, C14, C15, C17 and C18.

The positioning of C7 is very important - this should be as close to the WM8912 as possible.

Capacitors C17 and C18 should also be positioned as close to the WM8912 as possible.

2. Charge Pump Capacitors

Specific recommendations for C12, C17 and C18 are provided in Table 66. Note that two different recommendations are provided for C17 and C18; either of these components is suitable, depending upon size requirements and availability.

The positioning of C12 is very important - this should be as close to the WM8912 as possible.

It is important to select a suitable capacitor type for the Charge Pump. Note that the capacitance may vary with DC voltage; care is required to ensure that required capacitance is achieved at the applicable operating voltage, as specified in Table 66. The capacitor datasheet should be consulted for this information.

COMPONENT	REQUIRED CAPACITANCE	VALUE	PART NUMBER	VOLTAGE	TYPE	SIZE
C12 (CPCA-CPCB)	$\geq 1\mu F$ at 2VDC	2.2μF	Kemet C0402C225M9PAC	6.3v	X5R	0402
C17 (CPVOUTP)		2.2μF	MuRata GRM188R61A225KE34D	10v	X5R	0603
C18 (CPVOUTN)	$\geq 2\mu F$ at 2VDC	4.7μF	MuRata GRM155R60J475M_EIA	6.3v	X5R	0402

Table 66 Charge Pump Capacitors


3. ZOBEL NETWORKS

The Zobel network shown in Figure 56 is required on HPOUTL, HPOUTR, LINEOUTL and LINEOUTR whenever that output is enabled. Stability of these ground-referenced outputs across all process corners cannot be guaranteed without the Zobel network components. (Note that, if any ground-referenced output pin is not required, the zobel network components can be omitted from the output pin, and the pin can be left floating.) The Zobel network requirement is detailed further in the applications note WAN_0212 "Class W Headphone Impedance Compensation".

Zobel networks (C9, C10, C11, C16, R3, R4, R5, R6) should be positioned reasonably close to the WM8912.



PACKAGE DIMENSIONS



Symbols		Diı	mensions (n	າm)
	MIN	NOM	MAX	NOTE
A	0.70	0.75	0.8	
A1	0	0.035	0.05	
A3		0.203 REF		
b	0.15	0.2	0.25	1
D		4.00 BSC		
D2	2.65	2.7	2.75	2
E		4.00 BSC		
E2	2.65	2.7	2.75	2
е		0.40 BSC		
G		0.5		
L	0.35	0.40	0.45	
	Tolerances	s of Form an	d Position	
aaa		0.05		
bbb		0.10		
CCC		0.10		
REF:				

NOTES: 1. DIMENSION 5 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 mm AND 0.25 mm FROM TERMINAL TIP. 2. ALL DIMENSIONS ARE IN MILLIMETRES. 3. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JEDEC 95-1 SPP-002. 4. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS. 5. REFER TO APPLICATION NOTE WAN_DUITS FOR FURTHER INFORMATION REGARDING PCB FOOTPRINTS AND QFN PACKAGE SOLDERING. 6. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.



IMPORTANT NOTICE

Wolfson Microelectronics plc ("Wolfson") products and services are sold subject to Wolfson's terms and conditions of sale, delivery and payment supplied at the time of order acknowledgement.

Wolfson warrants performance of its products to the specifications in effect at the date of shipment. Wolfson reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Wolfson to verify that the information is current.

Testing and other quality control techniques are utilised to the extent Wolfson deems necessary to support its warranty. Specific testing of all parameters of each device is not necessarily performed unless required by law or regulation.

In order to minimise risks associated with customer applications, the customer must use adequate design and operating safeguards to minimise inherent or procedural hazards. Wolfson is not liable for applications assistance or customer product design. The customer is solely responsible for its selection and use of Wolfson products. Wolfson is not liable for such selection or use nor for use of any circuitry other than circuitry entirely embodied in a Wolfson product.

Wolfson's products are not intended for use in life support systems, appliances, nuclear systems or systems where malfunction can reasonably be expected to result in personal injury, death or severe property or environmental damage. Any use of products by the customer for such purposes is at the customer's own risk.

Wolfson does not grant any licence (express or implied) under any patent right, copyright, mask work right or other intellectual property right of Wolfson covering or relating to any combination, machine, or process in which its products or services might be or are used. Any provision or publication of any third party's products or services does not constitute Wolfson's approval, licence, warranty or endorsement thereof. Any third party trade marks contained in this document belong to the respective third party owner.

Reproduction of information from Wolfson datasheets is permissible only if reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices (including this notice) and conditions. Wolfson is not liable for any unauthorised alteration of such information or for any reliance placed thereon.

Any representations made, warranties given, and/or liabilities accepted by any person which differ from those contained in this datasheet or in Wolfson's standard terms and conditions of sale, delivery and payment are made, given and/or accepted at that person's own risk. Wolfson is not liable for any such representations, warranties or liabilities or for any reliance placed thereon by any person.

ADDRESS

Wolfson Microelectronics plc Westfield House 26 Westfield Road Edinburgh EH11 2QB

Tel :: +44 (0)131 272 7000 Fax :: +44 (0)131 272 7001 Email :: <u>sales@wolfsonmicro.com</u>



REVISION HISTORY

DATE	REV	DESCRIPTION OF CHANGES	CHANGED BY
31/01/13	4.1	Order codes changed from WM8912GEFL/V and WM8912GEFL/RV to WM8912CGEFL/V and WM8912CGEFL/RV to reflect change to copper wire bonding.	JMacD



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Cirrus Logic: WM8912CGEFL/RV WM8912CGEFL/V



ООО "ЛайфЭлектроникс"

ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 3010181090000000703 БИК 044030703

Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

Мы предлагаем:

- Конкурентоспособные цены и скидки постоянным клиентам.
- Специальные условия для постоянных клиентов.
- Подбор аналогов.
- Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.
- Приемлемые сроки поставки, возможна ускоренная поставка.
- Доставку товара в любую точку России и стран СНГ.
- Комплексную поставку.
- Работу по проектам и поставку образцов.
- Формирование склада под заказчика.
- Сертификаты соответствия на поставляемую продукцию (по желанию клиента).
- Тестирование поставляемой продукции.
- Поставку компонентов, требующих военную и космическую приемку.
- Входной контроль качества.
- Наличие сертификата ISO.

В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- Регистрацию проекта у производителя компонентов.
- Техническую поддержку проекта.
- Защиту от снятия компонента с производства.
- Оценку стоимости проекта по компонентам.
- Изготовление тестовой платы монтаж и пусконаладочные работы.



Тел: +7 (812) 336 43 04 (многоканальный) Email: org@lifeelectronics.ru

www.lifeelectronics.ru