## **PSoC<sup>™</sup> Mixed Signal Array**

## CY8C27143, CY8C27243, CY8C27443, CY8C27543, and CY8C27643





## Features

- Powerful Harvard Architecture Processor
  - M8C Processor Speeds to 24 MHz
  - 8x8 Multiply, 32-Bit Accumulate
  - Low Power at High Speed
  - □ 3.0 to 5.25 V Operating Voltage
  - Operating Voltages Down to 1.0V Using On-Chip Switch Mode Pump (SMP)
  - □ Industrial Temperature Range: -40°C to +85°C

#### Advanced Peripherals (PSoC Blocks)

- □ 12 Rail-to-Rail Analog PSoC Blocks Provide:
  - Up to 14-Bit ADCs
  - Up to 9-Bit DACs
  - Programmable Gain Amplifiers
  - Programmable Filters and Comparators
- 8 Digital PSoC Blocks Provide:
  - 8- to 32-Bit Timers, Counters, and PWMs
    - CRC and PRS Modules
    - Up to 2 Full-Duplex UARTs
    - Multiple SPI™ Masters or Slaves
    - Connectable to all GPIO Pins
- Complex Peripherals by Combining Blocks

### Precision, Programmable Clocking

- Internal 2.5% 24/48 MHz Oscillator
- 24/48 MHz with Optional 32 kHz Crystal
- Optional External Oscillator, up to 24 MHz
- Internal Oscillator for Watchdog and Sleep

#### Flexible On-Chip Memory

- 16K Bytes Flash Program Storage 50,000 Erase/Write Cycles
- 256 Bytes SRAM Data Storage
- In-System Serial Programming (ISSP™)
- Partial Flash Updates
- Flexible Protection Modes
- EEPROM Emulation in Flash

#### Programmable Pin Configurations


- 25 mA Sink on all GPIO
- Pull up, Pull down, High Z, Strong, or Open Drain Drive Modes on all GPIO
- Up to 12 Analog Inputs on GPIO
- Four 30 mA Analog Outputs on GPIO
- Configurable Interrupt on all GPIO

#### Additional System Resources

- $\hfill\square$   $\hfill \hfill l^2 C^{\mspace{-1.5pt}M}$  Slave, Master, and Multi-Master to 400 kHz
- Π. Watchdog and Sleep Timers
- User-Configurable Low Voltage Detection
- □ Integrated Supervisory Circuit
- On-Chip Precision Voltage Reference

#### Complete Development Tools

- □ Free Development Software (PSoC<sup>TM</sup> Designer)
- Full-Featured, In-Circuit Emulator and Programmer
- Full Speed Emulation
- Complex Breakpoint Structure Π.
- 128K Bytes Trace Memory



## PSoC<sup>™</sup> Functional Overview

The PSoC<sup>™</sup> family consists of many Mixed Signal Array with On-Chip Controller devices. These devices are designed to replace multiple traditional MCU-based system components with one, low cost single-chip programmable device. PSoC devices include configurable blocks of analog and digital logic, as well as programmable interconnects. This architecture allows the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable IO are included in a range of convenient pinouts and packages.

The PSoC architecture, as illustrated on the left, is comprised of four main areas: PSoC Core, Digital System, Analog System, and System Resources. Configurable global busing allows all the device resources to be combined into a complete custom system. The PSoC CY8C27x43 family can have up to five IO ports that connect to the global digital and analog interconnects, providing access to 8 digital blocks and 12 analog blocks.

## The PSoC Core

The PSoC Core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO (General Purpose IO).

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a four MIPS 8-bit Harvard architecture microprocessor. The CPU utilizes an interrupt controller with 17 vectors, to simplify programming of real time embedded events. Program execution is timed and protected using the included Sleep and Watch Dog Timers (WDT).


Memory encompasses 16 KB of Flash for program storage, 256 bytes of SRAM for data storage, and up to 2 KB of EEPROM emulated using the Flash. Program Flash utilizes four protection levels on blocks of 64 bytes, allowing customized software IP protection.

The PSoC device incorporates flexible internal clock generators, including a 24 MHz IMO (internal main oscillator) accurate to 2.5% over temperature and voltage. The 24 MHz IMO can also be doubled to 48 MHz for use by the digital system. A low power 32 kHz ILO (internal low speed oscillator) is provided for the Sleep timer and WDT. If crystal accuracy is desired, the ECO (32.768 kHz external crystal oscillator) is available for use as a Real Time Clock (RTC) and can optionally generate a crystal-accurate 24 MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a System Resource), provide the flexibility to integrate almost any timing requirement into the PSoC device.

PSoC GPIOs provide connection to the CPU, digital and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on high level, low level, and change from last read.

## The Digital System

The Digital System is composed of 8 digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user module references.



**Digital System Block Diagram** 

Digital peripheral configurations include those listed below.

- PWMs (8 to 32 bit)
- PWMs with Dead band (8 to 32 bit)
- Counters (8 to 32 bit)
- Timers (8 to 32 bit)
- UART 8 bit with selectable parity (up to 2)
- SPI master and slave (up to 2)
- I2C slave and master (1 available as a System Resource)
- Cyclical Redundancy Checker/Generator (8 to 32 bit)
- IrDA (up to 2)
- Pseudo Random Sequence Generators (8 to 32 bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.


Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows you the optimum choice of system resources for your application. Family resources are shown in the table titled "PSoC Device Characteristics" on page 3.

## The Analog System

The Analog System is composed of 12 configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are listed below.

- Analog-to-digital converters (up to 4, with 6- to 14-bit resolution, selectable as Incremental, Delta Sigma, and SAR)
- Filters (2, 4, 6, and 8 pole band-pass, low-pass, and notch)
- Amplifiers (up to 4, with selectable gain to 48x)
- Instrumentation amplifiers (up to 2, with selectable gain to 93x)
- Comparators (up to 4, with 16 selectable thresholds)
- DACs (up to 4, with 6- to 9-bit resolution)
- Multiplying DACs (up to 4, with 6- to 9-bit resolution)
- High current output drivers (four with 30 mA drive as a Core Resource)
- 1.3V reference (as a System Resource)
- DTMF dialer
- Modulators
- Correlators
- Peak detectors
- Many other topologies possible

Analog blocks are provided in columns of three, which includes one CT (Continuous Time) and two SC (Switched Capacitor) blocks, as shown in the figure below.



Analog System Block Diagram

## Additional System Resources

System Resources, some of which have been previously listed, provide additional capability useful to complete systems. Additional resources include a multiplier, decimator, switch mode pump, low voltage detection, and power on reset. Brief statements describing the merits of each system resource are presented below.

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- A multiply accumulate (MAC) provides a fast 8-bit multiplier with 32-bit accumulate, to assist in both general math as well as digital filters.
- The decimator provides a custom hardware filter for digital signal processing applications including the creation of Delta Sigma ADCs.
- The I2C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.3V reference provides an absolute reference for the analog system, including ADCs and DACs.
- An integrated switch mode pump (SMP) generates normal operating voltages from a single 1.2V battery cell, providing a low cost boost converter.

## **PSoC Device Characteristics**

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 3 analog blocks. The following table lists the resources available for specific PSoC device groups. The PSoC device covered by this data sheet is shown in the second row of the table.

### **PSoC Device Characteristics**

PSoC Part Number	Digital IO	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks
CY8C29x66	up to 64	4	16	12	4	4	12
CY8C27x43	up to 44	2	8	12	4	4	12
CY8C24x23	up to 24	1	4	12	2	2	6
CY8C24x23A	up to 24	1	4	12	2	2	6
CY8C22x13	up to 16	1	4	8	1	1	3

## **Getting Started**

The quickest path to understanding the PSoC silicon is by reading this data sheet and using the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications. For in-depth information, along with detailed programming information, reference the *PSoC<sup>TM</sup> Mixed Signal Array Technical Reference Manual.* 

For up-to-date Ordering, Packaging, and Electrical Specification information, reference the latest PSoC device data sheets on the web at http://www.cypress.com/psoc.

## **Development Kits**

Development Kits are available from the following distributors: Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store at http://www.onfulfillment.com/cypressstore/ contains development kits, C compilers, and all accessories for PSoC development. Click on *PSoC (Programmable System-on-Chip)* to view a current list of available items.

## Tele-Training

Free PSoC "Tele-training" is available for beginners and taught by a live marketing or application engineer over the phone. Five training classes are available to accelerate the learning curve including introduction, designing, debugging, advanced design, advanced analog, as well as application-specific classes covering topics like PSoC and the LIN bus. For days and times of the tele-training, see http://www.cypress.com/support/training.cfm.

## Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant, go to the following Cypress support web site: http://www.cypress.com/support/cypros.cfm.

## **Technical Support**

PSoC application engineers take pride in fast and accurate response. They can be reached with a 4-hour guaranteed response at http://www.cypress.com/support/login.cfm.

### Application Notes


A long list of application notes will assist you in every aspect of your design effort. To locate the PSoC application notes, go to http://www.cypress.com/design/results.cfm.

## **Development Tools**

The Cypress MicroSystems PSoC Designer is a Microsoft<sup>®</sup> Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows NT 4.0, Windows 2000, Windows Millennium (Me), or Windows XP. (Reference the PSoC Designer Functional Flow diagram below.)

PSoC Designer helps the customer to select an operating configuration for the PSoC, write application code that uses the PSoC, and debug the application. This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and the CYASM macro assembler for the CPUs.

PSoC Designer also supports a high-level C language compiler developed specifically for the devices in the family.



**PSoC Designer Subsystems** 

## **PSoC Designer Software Subsystems**

### Device Editor

The Device Editor subsystem allows the user to select different onboard analog and digital components called user modules using the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters.

The device editor also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic configuration allows for changing configurations at run time.

PSoC Designer sets up power-on initialization tables for selected PSoC block configurations and creates source code for an application framework. The framework contains software to operate the selected components and, if the project uses more than one operating configuration, contains routines to switch between different sets of PSoC block configurations at run time. PSoC Designer can print out a configuration sheet for a given project configuration for use during application programming in conjunction with the Device Data Sheet. Once the framework is generated, the user can add application-specific code to flesh out the framework. It's also possible to change the selected components and regenerate the framework.

### Design Browser

The Design Browser allows users to select and import preconfigured designs into the user's project. Users can easily browse a catalog of preconfigured designs to facilitate time-to-design. Examples provided in the tools include a 300-baud modem, LIN Bus master and slave, fan controller, and magnetic card reader.

### Application Editor

In the Application Editor you can edit your C language and Assembly language source code. You can also assemble, compile, link, and build.

**Assembler.** The macro assembler allows the assembly code to be merged seamlessly with C code. The link libraries automatically use absolute addressing or can be compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compiler.** A C language compiler is available that supports Cypress MicroSystems' PSoC family devices. Even if you have never worked in the C language before, the product quickly allows you to create complete C programs for the PSoC family devices.

The embedded, optimizing C compiler provides all the features of C tailored to the PSoC architecture. It comes complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

### Debugger

The PSoC Designer Debugger subsystem provides hardware in-circuit emulation, allowing the designer to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write IO registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

### Online Help System

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.

### Hardware Tools

### In-Circuit Emulator

A low cost, high functionality ICE (In-Circuit Emulator) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of the parallel or USB port. The base unit is universal and will operate with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation.

## **Designing with User Modules**


The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. Each block has several registers that determine its function and connectivity to other blocks, multiplexers, buses, and to the IO pins. Iterative development cycles permit you to adapt the hardware as well as the software. This substantially lowers the risk that you will have to select a different part to meet the final design requirements.

To speed the development process, the PSoC Designer Integrated Development Environment (IDE) provides a library of pre-built, pre-tested hardware peripheral functions, called "User Modules." User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and mixed signal varieties. The standard User Module library contains over 50 common peripherals such as ADCs, DACs Timers, Counters, UARTs, and other not-so common peripherals such as DTMF Generators and Bi-Quad analog filter sections.

Each user module establishes the basic register settings that implement the selected function. It also provides parameters that allow you to tailor its precise configuration to your particular application. For example, a Pulse Width Modulator User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. User modules also provide tested software to cut your development time. The user module application programming interface (API) provides highlevel functions to control and respond to hardware events at run-time. The API also provides optional interrupt service routines that you can adapt as needed.

The API functions are documented in user module data sheets that are viewed directly in the PSoC Designer IDE. These data sheets explain the internal operation of the user module and provide performance specifications. Each data sheet describes the use of each user module parameter and documents the setting of each register controlled by the user module.

The development process starts when you open a new project and bring up the Device Editor, a graphical user interface (GUI) for configuring the hardware. You pick the user modules you need for your project and map them onto the PSoC blocks with point-and-click simplicity. Next, you build signal chains by interconnecting user modules to each other and the IO pins. At this stage, you also configure the clock source connections and enter parameter values directly or by selecting values from drop-down menus. When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Application" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the high-level user module API functions.



#### User Module and Source Code Development Flows

The next step is to write your main program, and any sub-routines using PSoC Designer's Application Editor subsystem. The Application Editor includes a Project Manager that allows you to open the project source code files (including all generated code files) from a hierarchal view. The source code editor provides syntax coloring and advanced edit features for both C and assembly language. File search capabilities include simple string searches and recursive "grep-style" patterns. A single mouse click invokes the Build Manager. It employs a professional-strength "makefile" system to automatically analyze all file dependencies and run the compiler and assembler as necessary. Project-level options control optimization strategies used by the compiler and linker. Syntax errors are displayed in a console window. Double clicking the error message takes you directly to the offending line of source code. When all is correct, the linker builds a HEX file image suitable for programming.

The last step in the development process takes place inside the PSoC Designer's Debugger subsystem. The Debugger downloads the HEX image to the In-Circuit Emulator (ICE) where it runs at full speed. Debugger capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the Debugger provides a large trace buffer and allows you define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.

## **Document Conventions**

### Acronyms Used

The following table lists the acronyms that are used in this document.

Acronym	Description					
AC	alternating current					
ADC	analog-to-digital converter					
API	application programming interface					
CPU	central processing unit					
СТ	continuous time					
DAC	digital-to-analog converter					
DC	direct current					
ECO	external crystal oscillator					
EEPROM	electrically erasable programmable read-only memory					
FSR	full scale range					
GPIO	general purpose IO					
GUI	graphical user interface					
HBM	human body model					
ICE	in-circuit emulator					
ILO	internal low speed oscillator					
IMO	internal main oscillator					
10	input/output					
IPOR	imprecise power on reset					
LSb	least-significant bit					
LVD	low voltage detect					
MSb	most-significant bit					
PC	program counter					
PLL	phase-locked loop					
POR	power on reset					
PPOR	precision power on reset					
PSoC™	Programmable System-on-Chip™					
PWM	pulse width modulator					
RAM	random access memory					
SC	switched capacitor					
SLIMO	slow IMO					
SMP	switch mode pump					

## Units of Measure

A units of measure table is located in the Electrical Specifications section. Table 3-1 on page 17 lists all the abbreviations used to measure the PSoC devices.

## Numeric Naming

Hexidecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexidecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (e.g., 01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are decimal.

## **Table of Contents**

For an in depth discussion and more information on your PSoC device, obtain the *PSoC Mixed Signal Array Technical Reference Manual.* This document encompasses and is organized into the following chapters and sections.

1.	Pin Information8						
	1.1	Pinouts	. 8				
		1.1.1 8-Pin Part Pinout	8				
		1.1.2 20-Pin Part Pinout					
		1.1.3 28-Pin Part Pinout	.10				
		1.1.4 44-Pin Part Pinout	.11				
		1.1.5 48-Pin Part Pinouts	.12				
2.	Reg	ister Reference	14				
	2.1	Register Conventions	14				
	2.2	Register Mapping Tables					
3.	Elec	strical Specifications	17				
•	3.1	Absolute Maximum Ratings					
	3.2	Operating Temperature					
	3.2 3.3	DC Electrical Characteristics					
	3.3	3.3.1 DC Chip-Level Specifications					
		3.3.2 DC General Purpose IO Specifications					
		3.3.3 DC Operational Amplifier Specifications					
		3.3.4 DC Analog Output Buffer Specifications					
		3.3.5 DC Switch Mode Pump Specifications					
		3.3.6 DC Analog Reference Specifications					
		3.3.7 DC Analog PSoC Block Specifications					
		3.3.8 DC POR and LVD Specifications					
		3.3.9 DC Programming Specifications	.27				
	3.4	AC Electrical Characteristics					
		3.4.1 AC Chip-Level Specifications	.28				
		3.4.2 AC General Purpose IO Specifications					
		3.4.3 AC Operational Amplifier Specifications					
		3.4.4 AC Digital Block Specifications					
		3.4.5 AC Analog Output Buffer Specifications					
		3.4.6 AC External Clock Specifications					
		3.4.7 AC Programming Specifications					
		3.4.8 AC I2C Specifications					
4.	Pac	kaging Information	36				
	4.1	Packaging Dimensions	36				
	4.2	Thermal Impedances	41				
	4.3	Capacitance on Crystal Pins	41				
5.	Ord	ering Information	42				
	5.1	Ordering Code Definitions	43				
6.	Sale	es and Service Information	44				
	6.1	Revision History					
	6.2	Copyrights and Code Protection					



This chapter describes, lists, and illustrates the CY8C27x43 PSoC device pins and pinout configurations.

## 1.1 Pinouts


The CY8C27x43 PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital IO. However, Vss, Vdd, SMP, and XRES are not capable of Digital IO.

### 1.1.1 8-Pin Part Pinout

Pin	Туре		Pin	Description
No.	Digital	Analog	Name	Description
1	10	10	P0[5]	Analog column mux input and column output.
2	10	10	P0[3]	Analog column mux input and column output.
3	10		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)
4	Power		Vss	Ground connection.
5	IO		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)
6	10	10	P0[2]	Analog column mux input and column output.
7	10	10	P0[4]	Analog column mux input and column output.
8	Pov	wer	Vdd	Supply voltage.

**LEGEND**: A = Analog, I = Input, and O = Output.

### CY8C27143 8-Pin PSoC Device



## 1.1.2 20-Pin Part Pinout

### Table 1-2. 20-Pin Part Pinout (SSOP, SOIC)

Pin	Туре		Pin	Duranintian
No.	Digital	Analog	Name	Description
1	10	I	P0[7]	Analog column mux input.
2	10	10	P0[5]	Analog column mux input and column output.
3	10	10	P0[3]	Analog column mux input and column output.
4	10	I	P0[1]	Analog column mux input.
5	Po	wer	SMP	Switch Mode Pump (SMP) connection to external components required.
6	10		P1[7]	I2C Serial Clock (SCL)
7	10		P1[5]	I2C Serial Data (SDA)
8	10		P1[3]	
9	10		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)
10	10 Power		Vss	Ground connection.
11	IO		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)
12	ю		P1[2]	
13	10		P1[4]	Optional External Clock Input (EXTCLK)
14	10		P1[6]	
15	Inj	out	XRES	Active high external reset with internal pull down.
16	IO	Ι	P0[0]	Analog column mux input.
17	10	10	P0[2]	Analog column mux input and column output.
18	Ю	10	P0[4]	Analog column mux input and column output.
19	ю	Ι	P0[6]	Analog column mux input.
20	) Power		Vdd	Supply voltage.


#### CY8C27243 20-Pin PSoC Device

LEGEND: A = Analog, I = Input, and O = Output.

### Table 1-3. 28-Pin Part Pinout (PDIP, SSOP, SOIC)

Pin	Ту	Туре		Description
No.	Digital	Analog	Name	Description
1	10	I	P0[7]	Analog column mux input.
2	10	10	P0[5]	Analog column mux input and column output.
3	10	10	P0[3]	Analog column mux input and column output.
4	10	I	P0[1]	Analog column mux input.
5	10		P2[7]	
6	10		P2[5]	
7	10	I	P2[3]	Direct switched capacitor block input.
8	10	I	P2[1]	Direct switched capacitor block input.
9	Pov	wer	SMP	Switch Mode Pump (SMP) connection to external components required.
10	10		P1[7]	I2C Serial Clock (SCL)
11	10		P1[5]	I2C Serial Data (SDA)
12	10		P1[3]	
13	Ю		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)
14	14 Power		Vss	Ground connection.
15	Ю		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)
16	10		P1[2]	
17	10		P1[4]	Optional External Clock Input (EXTCLK)
18	10		P1[6]	
19	Inp	out	XRES	Active high external reset with internal pull down.
20	Ю	I	P2[0]	Direct switched capacitor block input.
21	10	I	P2[2]	Direct switched capacitor block input.
22	10		P2[4]	External Analog Ground (AGND)
23	Ю		P2[6]	External Voltage Reference (VRef)
24	Ю	I	P0[0]	Analog column mux input.
25	Ю	Ю	P0[2]	Analog column mux input and column output.
26	Ю	Ю	P0[4]	Analog column mux input and column output.
27	Ю	I	P0[6]	Analog column mux input.
28	Pov	wer	Vdd	Supply voltage.

### CY8C27443 28-Pin PSoC Device



**LEGEND**: A = Analog, I = Input, and O = Output.


### 1.1.4 44-Pin Part Pinout

### Table 1-4. 44-Pin Part Pinout (TQFP)

Pin	Туре		Pin	
No.	Digital	Analog	Name	Description
1	Ю		P2[5]	
2	IO	I	P2[3]	Direct switched capacitor block input.
3	Ю	I	P2[1]	Direct switched capacitor block input.
4	IO		P4[7]	
5	IO		P4[5]	
6	Ю		P4[3]	
7	IO		P4[1]	
8	Pov	wer	SMP	Switch Mode Pump (SMP) connection to external components required.
9	10		P3[7]	
10	IO		P3[5]	
11	Ю		P3[3]	
12	IO		P3[1]	
13	IO		P1[7]	I2C Serial Clock (SCL)
14	ю		P1[5]	I2C Serial Data (SDA)
15	Ю		P1[3]	
16	ю		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)
17	Po	wer	Vss	Ground connection.
18	IO		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)
19	ю		P1[2]	
20	IO		P1[4]	Optional External Clock Input (EXTCLK)
21	IO		P1[6]	
22	IO		P3[0]	
23	10		P3[2]	
24	10		P3[4]	
25	10		P3[6]	
26	Inp	out	XRES	Active high external reset with internal pull down.
27	IO		P4[0]	
28	IO		P4[2]	
29	Ю		P4[4]	
30	Ю		P4[6]	
31	IO	I	P2[0]	Direct switched capacitor block input.
32	IO	I	P2[2]	Direct switched capacitor block input.
33	IO		P2[4]	External Analog Ground (AGND)
34	IO		P2[6]	External Voltage Reference (VRef)
35	Ю	I	P0[0]	Analog column mux input.
36	IO	IO	P0[2]	Analog column mux input and column output.
37	IO	IO	P0[4]	Analog column mux input and column output.
38	IO	I	P0[6]	Analog column mux input.
39	Pov	wer	Vdd	Supply voltage.
40	IO	I	P0[7]	Analog column mux input.
41	IO	10	P0[5]	Analog column mux input and column output.
42	IO	IO	P0[3]	Analog column mux input and column output.
43	IO	I	P0[1]	Analog column mux input.
44	IO		P2[7]	

**LEGEND**: A = Analog, I = Input, and O = Output.

#### CY8C27543 44-Pin PSoC Device



## 1.1.5 48-Pin Part Pinouts

### Table 1-5. 48-Pin Part Pinout (SSOP)

Pin	Туре		Pin	
No.	Digital	Analog	Name	Description
1	IO	I	P0[7]	Analog column mux input.
2	IO	10	P0[5]	Analog column mux input and column output.
3	IO	10	P0[3]	Analog column mux input and column output.
4	IO	1	P0[1]	Analog column mux input.
5	IO		P2[7]	
6	IO		P2[5]	
7	IO	I	P2[3]	Direct switched capacitor block input.
8	IO	I	P2[1]	Direct switched capacitor block input.
9	IO		P4[7]	
10	IO		P4[5]	
11	IO		P4[3]	
12	IO		P4[1]	
13	Po	wer	SMP	Switch Mode Pump (SMP) connection to external components required.
14	10		P3[7]	
15	10		P3[5]	
16	10		P3[3]	
17	IO		P3[1]	
18	10		P5[3]	
19	IO		P5[1]	
20	IO		P1[7]	I2C Serial Clock (SCL)
21	IO		P1[5]	I2C Serial Data (SDA)
22	IO		P1[3]	
23	IO		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)
24	Po	wer	Vss	Ground connection.
25	IO		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)
26	IO		P1[2]	
27	10		P1[4]	Optional External Clock Input (EXTCLK)
28	10		P1[6]	
29	10		P5[0]	
30	10		P5[2]	
31	10		P3[0]	
32	10		P3[2]	
33	10		P3[4]	
34	10		P3[6]	
35	Inp	out	XRES	Active high external reset with internal pull down.
36	Ю		P4[0]	
37	IO		P4[2]	
38	ю		P4[4]	
39	Ю		P4[6]	
40	IO	I	P2[0]	Direct switched capacitor block input.
41	ю	I	P2[2]	Direct switched capacitor block input.
42	IO		P2[4]	External Analog Ground (AGND)
43	Ю		P2[6]	External Voltage Reference (VRef)
44	ю	I	P0[0]	Analog column mux input.
45	Ю	Ю	P0[2]	Analog column mux input and column output.
46	Ю	Ю	P0[4]	Analog column mux input and column output.
47	IO	I	P0[6]	Analog column mux input.
48	Po	wer	Vdd	Supply voltage.


#### CY8C27643 48-Pin PSoC Device

LEGEND: A = Analog, I = Input, and O = Output.

#### Table 1-6. 48-Pin Part Pinout (MLF\*)

Pin	Туре		Pin	Description
No.	Digital	Analog	Name	Description
1	10		P2[3]	Direct switched capacitor block input.
2	10	I	P2[1]	Direct switched capacitor block input.
3	10		P4[7]	
4	10		P4[5]	
5	10		P4[3]	
6	10		P4[1]	
7	Po	wer	SMP	Switch Mode Pump (SMP) connection to external components required.
8	10		P3[7]	
9	10		P3[5]	
10	Ю		P3[3]	
11	10		P3[1]	
12	10		P5[3]	
13	Ю		P5[1]	
14	10		P1[7]	I2C Serial Clock (SCL)
15	Ю		P1[5]	I2C Serial Data (SDA)
16	10		P1[3]	
17	10		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)
18	Po	wer	Vss	Ground connection.
19	IO		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)
20	10		P1[2]	
21	10		P1[4]	Optional External Clock Input (EXTCLK)
22	10		P1[6]	
23	Ю		P5[0]	
24	10		P5[2]	
25	10		P3[0]	
26	10		P3[2]	
27	10		P3[4]	
28	10		P3[6]	
29		out	XRES	Active high external reset with internal pull down.
30	10		P4[0]	
31	10		P4[2]	
32	10		P4[4]	
33	10		P4[6]	
34	10	I	P2[0]	Direct switched capacitor block input.
35	10	I	P2[2]	Direct switched capacitor block input.
36	10		P2[4]	External Analog Ground (AGND)
37	10		P2[6]	External Voltage Reference (VRef)
38	10	I	P0[0]	Analog column mux input.
39	IO	IO	P0[2]	Analog column mux input and column output.
40	IO	IO	P0[4]	Analog column mux input and column output.
41	10	I	P0[6]	Analog column mux input.
42	Power		Vdd	Supply voltage.
43	10	I	P0[7]	Analog column mux input.
44	10	IO	P0[5]	Analog column mux input and column output.
45	IO	IO	P0[3]	Analog column mux input and column output.
46	IO	I	P0[1]	Analog column mux input.
47	IO		P2[7]	
48	10		P2[5]	

#### CY8C27643 48-Pin PSoC Device



LEGEND: A = Analog, I = Input, and O = Output.

 $^{\ast}$  The MLF package has a center pad that must be connected to ground (Vss).

# 2. Register Reference



This chapter lists the registers of the CY8C27x43 PSoC device. For detailed register information, reference the PSoC<sup>™</sup> Mixed Signal Array Technical Reference Manual.

## 2.1 Register Conventions

The register conventions specific to this section are listed in the following table.

Convention	Description
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

## 2.2 Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as IO space and is divided into two banks. The XOI bit in the Flag register (CPU\_F) determines which bank the user is currently in. When the XOI bit is set the user is in bank 1.

**Note** In the following register mapping tables, blank fields are reserved and should not be accessed.

PRTOIDE         00         R/W         40         ASC10CR0         80         R/W         C0           PRTOBE         01         R/W         441         ASC10CR1         81         R/W         C2           PRTOBM2         03         R/W         443         ASC10CR1         84         R/W         C3           PRTIDR         04         R/W         444         ASD11CR1         85         R/W         C4           PRTIG         05         R/W         445         ASD11CR1         86         R/W         C6           PRTIG         06         R/W         446         ASD11CR2         86         R/W         C6           PRTZDR         08         R/W         448         ASC12CR1         88         R/W         C8           PRTZBN2         08         R/W         448         ASC12CR2         88         R/W         C8           PRTZBN2         08         R/W         444         ASD13CR1         80         R/W         C6           PRTZBN2         00         R/W         446         ASD13CR2         86         R/W         C0         P           PRT3L         00         R/W         450         <	Name	Addr (0,Hex)	Access									
PRTODM2         O2         R/W         H         42         ASC10CR2         82         R/W         CC3           PRTIDM         04         R/W         H         44         ASD11CR0         84         R/W         CC3           PRTIDR         04         R/W         H         45         ASD11CR1         85         R/W         CC6           PRTISD         05         R/W         H         ASD11CR1         85         R/W         CC6           PRTISD         06         R/W         H         ASD11CR1         85         R/W         CC6           PRTOM2         08         R/W         H         ASC12CR2         AS         R/W         CA           PRTZSS         0.0         R/W         H         ASC12CR3         B         R/W         CA           PRTZSS         0.0         R/W         H         ASC12CR3         B         R/W         CC8           PRTADR         0.0         R/W         H         ASC12CR3         B         R/W         CC6           PRTADR         0.0         R/W         ASC12CR3         B         R/W         CC7           PRTADR         0.0         R/W         ASC12CR					-							
PRTODRUZ         0.3         F.W.         4.4         ASC10CR3         8.3         R.W.         C.G.           PRTIJR         0.4         R.W.         4.5         ASD11CR1         85         R.W.         C.G.           PRTIJS         0.5         R.W.         4.6         ASD11CR1         85         R.W.         C.G.           PRTIJDR         0.6         R.W.         4.7         ASD11CR1         85         R.W.         C.G.           PRTIJDR         0.6         R.W.         4.8         ASC12CR1         83         R.W.         C.G.           PRT2DR         0.8         R.W.         4.4         ASC12CR2         8.4         R.W.         C.G.           PRT2DR         0.6         R.W.         4.4         ASC12CR3         8.8         R.W.         C.G.           PRT3DR         0.6         R.W.         4.6         ASD13CR1         8.0         R.W.         C.G.           PRT3DR         0.6         R.W.         4.6         ASD20CR0         9.0         R.W.         D.0           PRT3DR         0.7         R.W.         5.0         ASD20CR0         9.0         R.W.         D.0           PRT3DR         10         R		-										
PRT1IE         04         RW         44         ASD11CR0         84         RW         CC         5           PRT16S         06         RW         46         ASD11CR1         86         RW         C6         C7           PRT10M2         07         RW         47         ASD11CR3         87         RW         C7           PRT2DR         08         RW         48         ASC12CR0         88         RW         C6           PRT3DR         08         RW         44         ASC12CR1         89         RW         C4           PRT3DR         00         RW         44         ASC12CR3         48         RW         C4           PRT3DR         0C         RW         44         ASD13CR0         86         RW         C6           PRT3DR         0C         RW         44         ASD13CR0         86         RW         C6           PRT3DR         0C         RW         45         ASD20CR1         87         RW         C6           PRT3DR         10         RW         51         ASD20CR1         97         RW         D0           PRT3DR         11         RVW         52         ASD20CR1		-										
PRT11E         O.G         R.W         45         ASD11CR1         85         R.W         C.G         PRT102         OF         R.W         C.G         PRT102         OF         R.W         C.G         PRT102         OF         R.W         C.G         PRT102         OF         R.W         C.G         PRT2DR         OS         R.W         C.G         D.S         PRT2DR         OS         R.W         C.G         D.S         PRT2DR         OS         R.W         C.G         D.S         PRT2DR         OS         R.S         D.S	-											
PRT10S         06         RW         46         ASD11CR3         87         RW         C6           PRT1DM2         07         RW         47         ASD11CR3         RS         RW         C6           PRT2E         08         RW         48         ASC12CR1         88         RW         C6           PRT2G         00         RW         44         ASC12CR2         84         RW         CA           PRT3DR         00         RW         44         ASC12CR3         88         RW         CA           PRT3DR         00         RW         44         ASC12CR3         88         RW         CC           PRT3DR         00         RW         44         ASC12CR3         88         RW         CC           PRT3DR         00         RW         45         ASD20CR1         80         RW         CD           PRT3DR         00         RW         51         ASD20CR3         93         RW         D0           PRT4GS         16         RW         55         ASC21CR3         93         RW         D2         RM3           PRT3DR         14         RW         56         ASC21CR3         94<		-										
PRT1DM2         07         RW         47         ASD11CR3         87         RW         C.7           PRT2DR         08         RW         48         ASC12CR0         88         RW         C6           PRT3CS         0A         RW         40         ASC12CR0         88         RW         C6           PRT3CS         0A         RW         44         ASC12CR1         89         RW         C6           PRT3DR         0C         RW         44         ASC12CR2         88         RW         C6           PRT3DR         0D         RW         44         ASC12CR2         88         RW         C6           PRT3DR         0D         RW         44         ASD13CR3         86         RW         C6           PRT3DR         0C         RW         44         ASD2CR0         90         RW         D0           PRT3DR         10         RW         50         ASD2CR19         91         RW         D1           PRT41E         11         RW         51         ASD2CR18         93         RW         D2         PRT3           PRT41E         18         W         55         ASC21CR19												
PRT2DR         06         R/W         48         ASC12CR1         89         R/W         C63           PRT2E         00         R/W         49         ASC12CR1         89         R/W         C63           PRT2DM2         06         R/W         40         ASC12CR2         8A         R/W         C64           PRT3DR         0C         R/W         40         ASC12CR3         8B         R/W         C62           PRT3DR         0C         R/W         40         ASD13CR4         8D         R/W         C62           PRT3DR         0C         R/W         40         ASD13CR4         8D         R/W         C62           PRT3DR         0F         R/W         44         ASD13CR4         8F         R/W         C62           PRT3DR         0F         R/W         451         ASD20CR1         90         R/W         D0           PRT41E         11         R/W         53         ASD20CR3         93         R/W         D3           PRT3DR         14         R/W         55         ASC21CR1         95         R/W         D6           PRT3DR         14         R/W         56         ASC221CR1												
PRT2DS         0.A         R/W         4A         ASC12CR2         8A         R/W         C.A           PRT3DR         06         R/W         4B         ASC12CR2         8A         R/W         CG           PRT3DR         0C         R/W         4C         ASD13CR0         8C         R/W         CC           PRT3DR         0D         R/W         4D         ASD13CR2         8R         R/W         CC           PRT3DR         0D         R/W         4D         ASD13CR2         8R         R/W         CC           PRT3DR         0D         R/W         4F         ASD13CR3         8F         R/W         CC           PRT4DR         10         R/W         51         ASD20CR1         91         R/W         D0           PRT4DR         13         R/W         53         ASD20CR2         92         R/W         D4           PRT3DR         14         R/W         54         ASC21CR1         91         R/W         D4           PRT3DK         15         R/W         55         ASC21CR2         96         R/W         12C_CRG         D6           PRT3DK         14         R/W         56         A	PRT2DR	08	RW				ASC12CR0	88	RW		C8	
PRT2DM2         0B         RW         4B         ASC12CR3         8B         RW         CB           PRT3JE         0C         RW         4D         ASD13CR1         8D         RW         CC           PRT3JE         0D         RW         4D         ASD13CR1         8D         RW         CC           PRT3JE         0F         RW         4E         ASD13CR3         8F         RW         CF           PRT3DM2         0F         RW         4E         ASD13CR3         8F         RW         CF           PRT3DM2         0F         RW         4E         ASD13CR3         8F         RW         CF           PRT4DM2         10         RW         50         ASD20CR3         91         RW         D0           PRT4DM2         12         RW         53         ASD20CR3         93         RW         D3           PRT3DR         14         RW         54         ASD21CR3         96         RW         CC_SCR         D7           PRT3DR         14         RW         57         ASC21CR3         97         RW         I2C_SCR         D7           PRT3DM2         17         RW         55	PRT2IE	09	RW		49		ASC12CR1	89	RW		C9	
PRT3DR         0C         RW         4C         ASD13CR0         8C         RW         CC         CC           PRT3GS         0E         RW         4D         ASD13CR1         8D         RW         CD           PRT3GS         0E         RW         4E         ASD13CR2         8E         RW         CE           PRT3GS         0F         RW         4F         ASD13CR2         8E         RW         CE           PRT4DR         10         RW         50         ASD20CR2         90         RW         D0           PRT41R         11         RW         51         ASD20CR2         92         RW         D2           PRT41R         11         RW         53         ASD20CR2         92         RW         D3           PRT41SE         11         RW         55         ASC21CR1         95         RW         D3           PRT51E         16         RW         56         ASC21CR2         96         RW         ICC_CFG         D6         RW           PRT50M2         17         RW         57         ASC21CR2         9A         RW         INT_CLR0         DA         RW         ICC_CFG         D8	PRT2GS	0A	RW		4A		ASC12CR2	8A	RW		CA	
PRT31E         OD         RW         4D         ASD13CR1         8D         RW         CD           PRT30M2         0F         RW         4E         ASD13CR2         8E         RW         CF           PRT3DM2         0F         RW         4F         ASD13CR2         8F         RW         CF           PRT4DR         10         RW         50         ASD20CR1         91         RW         D0           PRT41E         11         RW         51         ASD20CR2         92         RW         D2           PRT40M2         13         RW         53         ASD20CR2         93         RW         D3           PRT50R         14         RW         55         ASD20CR3         93         RW         D4           PRT30K2         16         RW         56         ASC21CR3         98         RW         ICC_CFG         D6         RW           PRT30K2         17         RW         57         ASC21CR3         98         RW         ICC_CFG         D6         RW           18         58         ASD22CR3         98         RW         ICL_CR         DA         RW           10         55 <t< td=""><td></td><td>-</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>		-										
PRT3G         OE         RW         4E         ASD13CR2         8E         RW         CE           PRT3DM2         OF         RW         4F         ASD13CR3         8F         RW         CF           PRT4DR         10         RW         50         ASD20CR0         90         RW         D0           PRT4IE         11         RW         51         ASD20CR3         93         RW         D3           PRT4GS         12         RW         52         ASD20CR3         93         RW         D3           PRT5DR         14         RW         55         ASC21CR0         94         RW         D4           PRTSDR         16         RW         56         ASC21CR2         96         RW         IC2_CFG         D5           PRTSDR         17         RW         57         ASC21CR2         96         RW         IC2_SCR         D7         #           PRTSDR         18          58         ASD22CR1         98         RW         IC2_MSCR         D8         RW           10          5D         ASC23CR1         98         RW         INT_CLR1         D8         RW												
PRT3DM2         OF         RW         4F         ASD13CR3         8F         RW         CF           PRT4DR         10         RW         50         ASD20CR0         90         RW         D0           PRT4E         11         RW         51         ASD20CR1         91         RW         D2           PRT4E         11         RW         53         ASD20CR3         93         RW         D3           PRT5DR         14         RW         54         ASD20CR3         93         RW         D4           PRT5DR         14         RW         55         ASC1CR1         95         RW         D4           PRT5DR         16         RW         56         ASC21CR2         96         RW         12C_CBC         D6         RW           PRT5DN2         17         RW         57         ASC21CR2         98         RW         IZC_SCR         D7         #           19         C         59         ASD22CR3         98         RW         INT_CLR1         D8         RW           10         C         5C         ASC23CR1         90         RW         INT_CLR1         D8         RW           10<												
PRT4DR         10         RW         50         ASD20CR0         90         RW         D0           PRT4IE         11         RW         51         ASD20CR1         91         RW         D1           PRT40S         12         RW         53         ASD20CR2         92         RW         D2           PRT4DR         13         RW         53         ASD21CR2         92         RW         D3           PRT5DR         14         RW         54         ASC21CR2         96         RW         D4           PRT5GS         16         RW         56         ASC21CR3         97         RW         I2C_CFG         D6         RW           PRT5DM2         17         RW         56         ASC21CR3         97         RW         I2C_CMC         D8         RW           18          58         ASD22CR1         98         RW         I2C_CMC         DA         RW           10          56         ASC23CR3         96         RW         INT_CLR1         DB         RW           11C          55         ASC23CR3         96         RW         INT_MSK1         E1         RW		-						-				
PRT4IE         11         RW         51         ASD20CR1         91         RW         D1           PRT4GS         12         RW         52         ASD20CR2         92         RW         D2           PRT4DW2         13         RW         53         ASD20CR3         93         RW         D3           PRT5DR         14         RW         54         ASC21CR1         95         RW         D4           PRT5DR         14         RW         56         ASC21CR2         96         RW         12C_CFG         D6         RW           PRT5DL2         17         RW         57         ASC21CR2         98         RW         12C_CSCR         D7         #           PRT5DL1         17         RW         57         ASC22CR1         99         RW         12C_CMSCR         D8         RW           18         58         ASD22CR3         98         RW         INT_CLR1         D8         RW           10         50         ASC23CR3         9F         RW         INT_MSK3         DE         RW           11         1         F         55         ASC23CR3         9F         RW         INT_MSK3         DE		-										
PRT4DX2         12         RW         52         ASD20CR2         92         RW         D2           PRT4DM2         13         RW         53         ASD20CR3         93         RW         D3           PRT5DR         14         RW         55         ASC21CR0         94         RW         D4           PRT5IE         15         RW         56         ASC21CR3         97         RW         I2C_CFG         D6         RW           PRT50S         16         RW         57         ASC21CR3         97         RW         I2C_CFG         D8         RW           PRT50M2         17         RW         57         ASC22CR3         98         RW         I2C_DR         D8         RW           14         C         58         ASD22CR3         98         RW         IZC_MSC         D0         RW           16         C         56         ASC23CR1         90         RW         INT_CLR3         DD         RW           17         AMX_IN         60         RW         ASC         INT_MSK1         E1         RW           DB800DR0         23         #         ARF_CR         63         RW         A3		-										
PRT4DM2         13         RW         53         ASD20CR3         93         RW         D3           PRT5DR         14         RW         54         ASC21CR1         94         RW         D4           PRT5DR         15         RW         55         ASC21CR1         95         RW         D25           PRT5CS         16         RW         56         ASC21CR2         96         RW         I2C_SCR         D7         #           PRT5DM2         17         RW         57         ASC21CR3         97         RW         I2C_SCR         D7         #           18          58         ASD22CR1         99         RW         IZC_MSCR         D9         #           14          55         ASD22CR2         9A         RW         INT_CLR0         DA         RW           16          56         ASD22CR3         9B         RW         INT_CLR3         DD         RW           17          57         ASC23CR3         9F         RW         DE         RW           18          56         ASC23CR3         9F         RW         DE         RW         DB												
PRT50R         14         RW         54         ASC21CR0         94         RW         D4           PRTSIE         15         RW         55         ASC21CR1         95         RW         D5           PRTS0M         17         RW         56         ASC21CR2         96         RW         I2C_CFG         D6         RW           PRT50M2         17         RW         57         ASC21CR3         97         RW         I2C_SCR         D7         #           18          58         ASD22CR1         99         RW         I2C_MSCR         D9         #           14          58         ASD22CR2         9A         RW         INT_CLR0         DA         RW           16          55         ASC23CR3         9E         RW         INT_CLR3         DC         RW         RW         DR         DR         RW         DR         DR         RW         DR         RW         INT_MSK3         DE         RW         DR         RW         INT_MSK3         DE         RW         DB         DB         DB         DB         DE         DB         RW         DB         DB         DE         RW <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>-</td><td></td><td></td><td></td><td>   </td></t<>								-				
PRT6IE         15         RW         55         ASC21CR1         95         RW         D5           PRT6GS         16         RW         56         ASC21CR2         96         RW         I2C_CFG         D6         RW           PRT5DM2         17         RW         S8         ASD22CR3         97         RW         I2C_SCR         D7         #           18         58         ASD22CR1         99         RW         I2C_MSCR         D8         RW           14         54         ASD22CR2         9A         RW         INT_CLR         DA         RW           18         55         ASC23CR1         99         RW         INT_CLR         DA         RW           10         55         ASC23CR3         95         RW         INT_CLR3         DD         RW           116         55         ASC23CR3         97         RW         INT_MSK3         DE         RW           118         57         ASC33CR3         97         RW         INT_MSK3         DE         RW           116         58         ASC23CR3         97         RW         INT_MSK3         DE         RW           DB800DR0 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>												
PRT5GS         16         RW         56         ASC21CR2         96         RW         12C_CFG         D6         RW           PRT5DM2         17         RW         57         ASC21CR3         97         RW         12C_SCR         D7         #           19         59         ASD22CR1         99         RW         12C_MSCR         D9         #           14         54         ASD22CR3         98         RW         INT_CLR1         D8         RW           16         56         ASD22CR3         98         RW         INT_CLR1         D8         RW           16         56         ASC23CR1         90         RW         INT_CLR3         DD         RW           17         T         55         ASC23CR2         95         RW         INT_MSK3         DE         RW           18         58         ASC23CR2         97         RW         INT_MSK3         DE         RW           16         4         ASC23CR2         97         RW         INT_MSK3         DE         RW           DB800DR0         20         #         AMX_I         60         RW         A0         INT_MSK1         E1         RW												
18         18         58         ASD22CR0         98         RW         12C_DR         D8         RW           14         59         ASD22CR1         99         RW         IIZ_MSCR         D9         #           18         58         ASD22CR2         9A         RW         INT_CLR0         DA         RW           18         58         ASD22CR3         9B         RW         INT_CLR1         DB         RW           10         55C         ASC32CR1         9D         RW         INT_CLR3         DD         RW           11         10         55F         ASC23CR2         9E         RW         INT_MSK3         DE         RW           11F         55F         ASC23CR3         9F         RW         DF         DB00DR0         20         #         AMX_IN         60         RW         ASC32CR2         9E         RW         INT_MSK3         DE         RW           DB800DR0         20         #         AMX_IN         60         RW         ASC32CR2         9E         RW         INT_MSK3         DE         RW         DB00DR0         28         W         DB01DR1         21         W         61         A1         IN	-	-								I2C CFG		RW
19         59         ASD22CR1         99         RW         I2C_MSCR         D9         #           1A         5A         ASD22CR2         9A         RW         INT_CLR0         DA         RW           1B         5B         ASD22CR3         9B         RW         INT_CLR1         DB         RW           1C         5C         ASC23CR0         9C         RW         INT_CLR3         DD         RW           1D         5D         ASC23CR1         9D         RW         INT_CLR3         DD         RW           1E         5F         ASC23CR2         9F         RW         INT_MSK3         DE         RW           DB800DR0         20         #         AMA_IN         60         RW         A0         INT_MSK1         E1         RW           DB800DR1         21         W         61         A1         INT_MSK1         E1         RW           DB800DR2         22         RW         61         A1         INT_MSK1         E1         RW           DB800DR1         24         #         CMP_CR0         63         RW         A3         RES_WDT         E3         W           DB801DR2         26 </td <td>PRT5DM2</td> <td>17</td> <td>RW</td> <td></td> <td>57</td> <td></td> <td>ASC21CR3</td> <td>97</td> <td>RW</td> <td>I2C_SCR</td> <td>D7</td> <td>#</td>	PRT5DM2	17	RW		57		ASC21CR3	97	RW	I2C_SCR	D7	#
1A         1A         5A         ASD22CR2         9A         RW         INT_CLR0         DA         RW           1B         5B         ASD22CR3         9B         RW         INT_CLR1         DB         RW           1C         5C         ASC23CR0         9C         RW         INT_CLR3         DD         RW           1D         5D         ASC23CR1         9D         RW         INT_CLR3         DD         RW           1E         5F         ASC23CR2         9E         RW         INT_MSK3         DE         RW           DB800DR0         20         #         AMX_IN         60         RW         ASC23CR3         9F         RW         DF           DB800DR1         21         W         61         AT         INT_MSK0         E0         RW           DB800DR0         23         #         ARF_CR         63         RW         A3         RES_WDT         E3         W           DB800DR1         24         #         CMP_CR0         64         A4         A4         DEC_DL         E5         RC           DB801DR1         25         W         ASY         CR67         A7         DEC_DL         E5		18			58		ASD22CR0	98	RW	I2C_DR	D8	RW
1B         5B         ASD22CR3         9B         RW         INT_CLR1         DB         RW           1C         5C         ASC23CR0         9C         RW         DC         DC           1D         5D         ASC23CR1         9D         RW         INT_CLR3         DD         RW           1E         5E         ASC23CR2         9E         RW         INT_MSK3         DE         RW           DB800DR         20         #         AMX_IN         60         RW         AO         INT_MSK3         DE         RW           DB800DR0         20         #         AMX_IN         60         RW         AO         INT_MSK1         E1         RW           DB800DR0         23         #         ARF_CR         63         RW         A3         RES_WDT         E3         W           DB801DR1         25         W         ASY_CR         65         #         A4         DEC_DL         E5         RC           DB801DR1         25         W         ASY_CR         66         RW         A6         DEC_OL         E5         RV           DB801CR0         27         #         67         A7         DEC_CR1		19			59		ASD22CR1	99	RW	I2C_MSCR	D9	#
1C         5C         ASC23CR0         9C         RW         INT_CLR3         DC           1D         5D         ASC23CR1         9D         RW         INT_CLR3         DD         RW           1F         5F         ASC23CR2         9E         RW         INT_MSK3         DE         RW           DB600DR0         20         #         AMX_IN         60         RW         AO         INT_MSK0         EO         RW           DB600DR1         21         W         61         A1         INT_MSK0         EO         RW           DB600DR2         22         RW         62         A2         INT_MSK1         E1         RW           DB601DR1         24         #         CMP_CR0         64         #         A4         DEC_DH         E5         RC           DB801DR1         25         W         ASY_CR         65         #         A5         DEC_DH         E5         RW           DB801DR2         26         RW         CMP_CR1         66         RW         A6         DEC_CR1         E7         RW           DC802DR1         29         W         69         A9         MUL_Y         E9         W											DA	RW
1D         5D         ASC23CR1         9D         RW         INT_CLR3         DD         RW           1E         5E         ASC23CR2         9E         RW         INT_MSK3         DE         RW           DB800DR0         20         #         AMX_IN         60         RW         AO         INT_MSK0         EO         RW           DB800DR1         21         W         61         A1         INT_MSK1         E1         RW           DB800DR1         21         W         61         A1         INT_MSK1         E1         RW           DB800CR0         23         #         ARF_CR         63         RW         A3         RES_WDT         E3         W           DB801DR1         25         W         ASY_CR         65         #         A5         DEC_DL         E5         RC           DB801DR2         26         RW         CMP_CR1         66         RW         A6         DEC_CR1         E7         RW           DC802DR0         28         #         68         A8         A8         MUL_Y         E9         W           DC802DR1         29         W         69         A7         DEC_CR1										INT_CLR1		RW
1E         5E         ASC23CR2         9E         RW         INT_MSK3         DE         RW           DBB00DR         20         #         AMX_IN         60         RW         AO         INT_MSK0         E0         RW           DBB00DR1         21         W         61         A1         INT_MSK1         E1         RW           DBB00DR2         22         RW         62         A2         INT_VC         E2         RC           DBB00DR1         24         #         CMP_CR0         64         #         A4         DEC_DL         E5         RC           DBB01DR1         25         W         ASY_CR         65         #         A4         DEC_DL         E5         RC           DBB01DR1         25         W         ASY_CR         65         #         A4         DEC_DL         E5         RC           DB801DR2         26         RW         CMB         A6         DEC_DL         E5         RC           DB801DR2         28         #         68         A8         MUL_X         E8         W           DC802DR1         29         W         69         A9         MUL_Y         E9         W<												
1F         5F         ASC23CR3         9F         RW         DF           DBB00DR0         20         #         AMX_IN         60         RW         A0         INT_MSK0         E0         RW           DBB00DR1         21         W         61         A1         INT_MSK1         E1         RW           DBB00DR2         22         RW         62         A2         INT_VC         E2         RC           DBB00DR0         23         #         ARF_CR         63         RW         A3         RES_WDT         E3         W           DB801DR1         25         W         ASY_CR         65         #         A4         DEC_DH         E4         RC           DB801DR1         25         W         ASY_CR         65         #         A5         DEC_DL         E5         RC           DB801DR1         25         W         CMP_CR1         66         RW         A6         DEC_CR1         E7         RW           DC802DR1         29         W         69         A8         MUL_X         E8         W           DC802DR2         2A         RW         6A         AA         AMU_DL         E <r< td=""></r<>												
DBB00DR0         20         #         AMX_IN         60         RW         A0         INT_MSK0         E0         RW           DBB00DR1         21         W         61         A1         INT_MSK1         E1         RW           DBB00DR2         22         RW         62         A2         INT_VC         E2         RC           DBB00CR0         23         #         ARF_CR         63         RW         A3         RES_WDT         E3         W           DBB01DR0         24         #         CMP_CR0         64         #         A4         DEC_DL         E5         RC           DB801DR1         25         W         ASY_CR         65         #         A5         DEC_DL         E5         RC           DB801CR0         27         #         67         A7         DEC_CR1         E7         RW           DC802DR1         29         W         68         A8         MUL_Y         E9         W           DC802DR2         2A         RW         66         AA         AA         MUL_DH         EA         R           DC803DR1         2D         W         6B         AA         AC         ACC_DRD								-		INT_MSK3		RW
DBB00DR1         21         W         -         61         A1         INT_MSK1         E1         RW           DBB00DR2         22         RW         62         A2         INT_VC         E2         RC           DBB00DR0         23         #         ARF_CR         63         RW         A3         RES_WDT         E3         W           DBB01DR0         24         #         CMP_CR0         64         #         A4         DEC_DH         E4         RC           DBB01DR1         25         W         ASY_CR         65         #         A4         DEC_DL         E5         RC           DB801DR2         26         RW         CMP_CR1         66         RW         A6         DEC_CR1         E7         RW           DCB02DR0         28         #         68         A8         MUL_X         E8         W           DCB02DR1         29         W         69         A9         MUL_Y         E9         W           DCB02DR2         2A         RW         6A         AA         MUL_DH         EA         R           DCB03DR1         2D         W         6D         AD         ACC_DRO         ED <td>DBB00DB0</td> <td></td> <td>#</td> <td>ΔΜΧ ΙΝΙ</td> <td></td> <td>RW/</td> <td>ASUZSUKS</td> <td></td> <td>RVV</td> <td>INT MSKO</td> <td></td> <td>RW/</td>	DBB00DB0		#	ΔΜΧ ΙΝΙ		RW/	ASUZSUKS		RVV	INT MSKO		RW/
DBB00DR2         22         RW         62         A         A2         INT_VC         E2         RC           DBB00CR0         23         #         ARF_CR         63         RW         A3         RES_WDT         E3         W           DB01DR0         24         #         CMP_CR0         64         #         A4         DEC_DH         E4         RC           DB01DR1         25         W         ASY_CR         65         #         A5         DEC_DL         E5         RC           DB01DR2         26         RW         CMP_CR1         66         RW         A6         DEC_CR1         E7         RW           DCB02DR0         28         #         68         A3         MUL_X         E8         W           DCB02DR1         29         W         69         A49         MUL_V         E9         W           DCB03DR1         20         W         66         AA         AA         MUL_DL         EB         R           DCB03DR1         2C         #         6C         AC         ACC_DR0         ED         RW           DCB03DR2         2E         RW         6F         AB         ACC_DR3		-				1				_	-	
DBB00CR0         23         #         ARF_CR         63         RW         A3         RES_WDT         E3         W           DBB01DR0         24         #         CMP_CR0         64         #         A4         DEC_DH         E4         RC           DBB01DR1         25         W         ASY_CR         65         #         A5         DEC_DL         E5         RC           DBB01DR2         26         RW         CMP_CR1         66         RW         A6         DEC_CR1         E7         RW           DBB01CR0         27         #         66         RW         A6         DEC_CR1         E7         RW           DCB02DR0         28         #         68         A8         MUL_Y         E9         W           DCB02DR1         29         W         6A         AA         AA         MUL_DL         EB         R           DCB02DR2         2A         RW         6A         AA         AA         MUL_DL         EB         R           DCB03DR1         2D         W         6D         AA         AC         ACC_DR3         EE         RW           DCB03DR1         2D         W         6E												
DBB01DR0         24         #         CMP_CR0         64         #         A4         DEC_DH         E4         RC           DBB01DR1         25         W         ASY_CR         65         #         A5         DEC_DL         E5         RC           DBB01DR2         26         RW         CMP_CR1         66         RW         A6         DEC_CR1         E7         RW           DBB01CR0         27         #         66         RW         A6         DEC_CR1         E7         RW           DCB02DR0         28         #         68         A8         MUL_X         E8         W           DCB02DR1         29         W         68         A8         MUL_DH         EA         R           DCB02DR1         29         W         6A         AA         AB         MUL_DH         EA         R           DCB02DR1         20         W         6A         AA         AC         ACC_DR1         EC         RW           DCB03DR1         2D         W         6C         AC         AC         ACC_DR3         EE         RW           DCB03DR2         2E         RW         6E         AE         ACC_DR3				ARF CR	-	RW				-		
DBB01DR2         26         RW         CMP_CR1         66         RW         A6         DEC_CR0         E6         RW           DBB01CR0         27         #         67         A7         DEC_CR1         E7         RW           DCB02DR0         28         #         68         A8         MUL_X         E8         W           DCB02DR1         29         W         69         A9         MUL_Y         E9         W           DCB02DR2         2A         RW         6A         A8         MUL_DL         EB         R           DCB02DR0         2E         RW         6A         AA         MUL_DL         EB         R           DCB02DR0         2C         #         6C         AA         AC         ACC_DR1         EC         RW           DCB03DR1         2D         W         6D         AE         ACC_DR0         ED         RW           DCB03DR2         2E         RW         6E         AE         ACC_DR2         EF         RW           DB810DR1         30         #         ACB00CR3         70         RW         RDIOSIN         B0         RW         F1         DB           DB810DR1	DBB01DR0	24	#	CMP_CR0	64	#		A4		DEC_DH	E4	RC
DBB01CR0         27         #         67         A7         DEC_CR1         E7         RW           DCB02DR0         28         #         68         A8         MUL_X         E8         W           DCB02DR1         29         W         69         A9         MUL_Y         E9         W           DCB02DR2         2A         RW         6A         AA         MUL_DH         EA         R           DCB02CR0         2B         #         6B         AB         MUL_DL         EB         R           DCB03DR0         2C         #         6C         AC         AC         ACC_DR1         EC         RW           DCB03DR1         2D         W         6D         AD         AC         ACC_DR3         EE         RW           DCB03DR1         2D         W         6E         AE         ACC_DR3         EE         RW           DCB03CR0         2F         #         6F         AF         ACC_DR2         EF         RW           DB810DR1         30         #         ACB00CR3         70         RW         RDI0SYN         B1         RW         F1         DB810DR3         E         RW         F2	DBB01DR1	25	W	ASY_CR	65	#		A5		DEC_DL	E5	RC
DCB02DR0         28         #         68         A8         MUL_X         E8         W           DCB02DR1         29         W         69         A9         MUL_Y         E9         W           DCB02DR2         2A         RW         6A         AA         MUL_DH         EA         R           DCB02DR0         2B         #         6B         AA         MUL_DH         EA         R           DCB03DR0         2C         #         6C         AC         ACC_DR1         EC         RW           DCB03DR1         2D         W         6C         AC         ACC_DR3         EE         RW           DCB03DR1         2D         W         6E         AE         ACC_DR3         EE         RW           DCB03DR1         2D         W         6F         AF         ACC_DR2         EF         RW           DCB03CR0         2F         #         ACB00CR3         70         RW         RDI0RI         B0         RW         F0         PD           DB810DR1         31         W         ACB00CR1         72         RW         RDI0IS         B2         RW         F3         DBB11DR1         S         ACB01C	DBB01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0	E6	RW
DCB02DR1         29         W         69         A9         MUL_Y         E9         W           DCB02DR2         2A         RW         6A         AA         MUL_DH         EA         R           DCB02CR0         2B         #         6B         AB         MUL_DL         EB         R           DCB03DR0         2C         #         6C         AC         ACC_DR1         EC         RW           DCB03DR1         2D         W         6D         AD         ACC_DR0         ED         RW           DCB03DR1         2D         W         6D         AE         ACC_DR0         ED         RW           DCB03DR2         2E         RW         6E         AF         ACC_DR3         EE         RW           DCB03DR0         30         #         ACB00CR3         70         RW         RDIORI         B0         RW         F0         D           DB810DR1         31         W         ACB00CR1         72         RW         RDIOS         B2         RW         F1         D         D         DB10R1         31         W         ACB01CR2         73         RW         RDIOS         B2         RW         F3					67			A7		DEC_CR1		
DCB02DR2         2A         RW         6A         AA         MUL_DH         EA         R           DCB02CR0         2B         #         6B         AB         MUL_DL         EB         R           DCB03DR0         2C         #         6C         AC         AC         ACC_DR1         EC         RW           DCB03DR1         2D         W         6D         AD         ACC_DR0         ED         RW           DCB03DR2         2E         RW         6E         AE         ACC_DR3         EE         RW           DCB03OR0         2F         #         6F         AE         ACC_DR3         EE         RW           DB810DR0         30         #         ACB00CR3         70         RW         RDI0RI         B0         RW         F0         D           DB810DR1         31         W         ACB00CR1         72         RW         RDI0SYN         B1         RW         F1         D           DB810DR2         32         RW         ACB00CR2         73         RW         RDI0IT0         B3         RW         F3         D           DB811DR0         34         #         ACB01CR0         75 <t< td=""><td></td><td>-</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>		-										
DCB02CR0         2B         #         6B         AB         MUL_DL         EB         R           DCB03DR0         2C         #         6C         AC         AC         ACC_DR1         EC         RW           DCB03DR1         2D         W         6D         AD         AC         ACC_DR0         ED         RW           DCB03DR2         2E         RW         6E         AE         ACC_DR3         EE         RW           DCB03CR0         2F         #         6F         AF         ACC_DR2         EF         RW           DB810DR0         30         #         ACB00CR3         70         RW         RDI0SI         B0         RW         F1           DB810DR1         31         W         ACB00CR1         72         RW         RDI0SI         B2         RW         F2           DB810DR2         32         RW         ACB01CR3         74         RW         RDI0IT0         B3         RW         F3            DB811DR0         34         #         ACB01CR1         75         RW         RDI0R0         B5         RW         F5            DB811DR1         35         W		-								_		
DCB03DR0         2C         #         6C         AC         AC         ACC_DR1         EC         RW           DCB03DR1         2D         W         6D         AD         AD         ACC_DR0         ED         RW           DCB03DR2         2E         RW         6E         AE         ACC_DR3         EE         RW           DCB03CR0         2F         #         6F         AF         ACC_DR2         EF         RW           DB810DR0         30         #         ACB00CR3         70         RW         RDI0RI         B0         RW         F0         PRW           DB810DR1         31         W         ACB00CR0         71         RW         RDI0SIN         B1         RW         F1         PRW           DB810DR2         32         RW         ACB00CR1         72         RW         RDI0SIN         B1         RW         F2         PRW           DB810DR2         33         #         ACB01CR1         72         RW         RDI0SIN         B2         RW         F3         PRW           DB810DR3         34         #         ACB01CR2         73         RW         RDI0LT0         B3         RW         F4 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td></td> <td></td>										_		
DCB03DR1         2D         W         6D         AD         AD         ACC_DR0         ED         RW           DCB03DR2         2E         RW         6E         AE         ACC_DR3         EE         RW           DCB03CR0         2F         #         6F         AF         ACC_DR2         EF         RW           DBB10DR0         30         #         ACB00CR3         70         RW         RDIORI         B0         RW         F0         F0           DBB10DR1         31         W         ACB00CR0         71         RW         RDI0S         B2         RW         F1         F1           DBB10DR2         32         RW         ACB00CR1         72         RW         RDI0IS         B2         RW         F2         F3           DBB10DR0         33         #         ACB01CR1         74         RW         RDI0IT0         B3         RW         F4         F4           DBB11DR0         34         #         ACB01CR0         75         RW         RDI0R00         B5         RW         F5         F5           DBB11DR1         35         W         ACB01CR1         76         RW         RDI0R01         B6												
DCB03DR2         2E         RW         6E         AE         AE         ACC_DR3         EE         RW           DCB03CR0         2F         #         6F         AF         ACC_DR2         EF         RW           DBB10DR0         30         #         ACB00CR3         70         RW         RDIORI         B0         RW         ACC_DR2         EF         RW           DBB10DR1         31         W         ACB00CR0         71         RW         RDIOSYN         B1         RW         F1            DBB10DR2         32         RW         ACB00CR1         72         RW         RDIOIS         B2         RW         F2            DBB10DR2         33         #         ACB00CR2         73         RW         RDIOIS         B2         RW         F3            DBB10R0         34         #         ACB01CR3         74         RW         RDIOLT0         B3         RW         F4            DBB11DR1         35         W         ACB01CR1         75         RW         RDIOR00         B5         RW         F5            DBB11DR1         35         W         ACB01CR1												
DCB03CR0         2F         #         6F         AF         AF         ACC_DR2         EF         RW           DBB10DR0         30         #         ACB00CR3         70         RW         RDIORI         B0         RW         F0         F0           DBB10DR1         31         W         ACB00CR0         71         RW         RDIOSYN         B1         RW         F1         F0           DBB10DR2         32         RW         ACB00CR1         72         RW         RDIOIS         B2         RW         F2         F2           DBB10DR2         32         RW         ACB00CR2         73         RW         RDIOIS         B2         RW         F3         F3           DBB10CR0         33         #         ACB01CR3         74         RW         RDIOLT0         B3         RW         F4         F4           DBB11DR1         35         W         ACB01CR0         75         RW         RDIORO1         B6         RW         F6         F5           DBB11DR2         36         RW         ACB01CR2         77         RW         RDIORO1         B6         RW         F6         F8           DCB12DR0         38<										_		
DBB10DR0         30         #         ACB00CR3         70         RW         RDIORI         B0         RW         F0           DBB10DR1         31         W         ACB00CR0         71         RW         RDIOSYN         B1         RW         F1            DBB10DR2         32         RW         ACB00CR1         72         RW         RDIOIS         B2         RW         F2            DBB10DR2         33         #         ACB00CR2         73         RW         RDIOIS         B2         RW         F3           DBB11DR0         34         #         ACB01CR3         74         RW         RDIOLT0         B3         RW         F4           DBB11DR1         35         W         ACB01CR0         75         RW         RDIOR00         B5         RW         F6           DBB11DR2         36         RW         ACB01CR1         76         RW         RDIOR01         B6         RW         F6           DBB11DR2         36         RW         ACB01CR2         77         RW         B7         CPU_F         F7         RL           DCB12DR0         38         #         ACB02CR3         78 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>_</td><td></td><td></td></t<>										_		
DBB10DR1         31         W         ACB00CR0         71         RW         RDIOSYN         B1         RW         F1         F1           DBB10DR2         32         RW         ACB00CR1         72         RW         RDIOIS         B2         RW         F2            DBB10CR0         33         #         ACB00CR2         73         RW         RDIOIS         B2         RW         F3            DBB10CR0         33         #         ACB01CR3         74         RW         RDIOLT0         B3         RW         F3            DBB11DR0         34         #         ACB01CR3         74         RW         RDIOR00         B5         RW         F4            DBB11DR1         35         W         ACB01CR1         76         RW         RDIOR00         B5         RW         F6            DBB11DR2         36         RW         ACB01CR2         77         RW         B7         CPU_F         F7         RL           DCB12DR0         38         #         ACB02CR3         78         RW         RDI1SIN         B8         RW         F9          CDCB12DR1         39				ACB00CR3		RW	RDI0RI		RW			
DBB10CR0         33         #         ACB00CR2         73         RW         RDIOLT0         B3         RW         F3           DBB11DR0         34         #         ACB01CR3         74         RW         RDIOLT1         B4         RW         F4           DBB11DR1         35         W         ACB01CR0         75         RW         RDIORO0         B5         RW         F5           DBB11DR2         36         RW         ACB01CR1         76         RW         RDIORO1         B6         RW         F6           DBB11DR2         36         RW         ACB01CR2         77         RW         B7         CPU_F         F7         RL           DBB12DR0         38         #         ACB02CR3         78         RW         RDI1RI         B8         RW         F8           DCB12DR1         39         W         ACB02CR0         79         RW         RDI1SYN         B9         RW         F9           DCB12DR2         3A         RW         ACB02CR2         7B         RW         RDI1SYN         B9         RW         F4           DCB12DR2         3A         RW         ACB02CR2         7B         RW         RDI1LT0 <td></td> <td></td> <td>W</td> <td></td> <td></td> <td></td> <td>RDI0SYN</td> <td></td> <td>RW</td> <td></td> <td></td> <td>   </td>			W				RDI0SYN		RW			
DBB11DR0         34         #         ACB01CR3         74         RW         RDIOLT1         B4         RW         F4           DBB11DR1         35         W         ACB01CR0         75         RW         RDIORO0         B5         RW         F5           DBB11DR2         36         RW         ACB01CR1         76         RW         RDIORO1         B6         RW         F6           DBB11DR2         36         RW         ACB01CR2         77         RW         B7         CPU_F         F7         RL           DCB12DR0         38         #         ACB02CR3         78         RW         RDI1RI         B8         RW         F8           DCB12DR1         39         W         ACB02CR0         79         RW         RDI1SYN         B9         RW         F9           DCB12DR2         3A         RW         ACB02CR1         7A         RW         RDI1SYN         B9         RW         F4           DCB12DR0         3B         #         ACB02CR2         7B         RW         RDI1SYN         B9         RW         F4           DCB12DR0         3B         #         ACB02CR2         7B         RW         RD11LT0			RW		72	RW		B2	RW		F2	
DBB11DR1         35         W         ACB01CR0         75         RW         RDI0RO0         B5         RW         F5           DBB11DR2         36         RW         ACB01CR1         76         RW         RDI0RO1         B6         RW         F6           DBB11DR2         36         RW         ACB01CR2         77         RW         B7         CPU_F         F7         RL           DCB12DR0         38         #         ACB02CR3         78         RW         RDI1RI         B8         RW         F8           DCB12DR1         39         W         ACB02CR0         79         RW         RDI1SYN         B9         RW         F9           DCB12DR2         3A         RW         ACB02CR1         7A         RW         RDI1SYN         B9         RW         FA           DCB12DR0         3B         #         ACB02CR2         7B         RW         RDI1IS         BA         RW         FA           DCB12DR0         3B         #         ACB03CR3         7C         RW         RDI1LT0         BB         RW         FB           DCB13DR0         3C         #         ACB03CR0         7D         RW         RDI1RO0		33										
DBB11DR2         36         RW         ACB01CR1         76         RW         RDI0RO1         B6         RW         F6           DBB11CR0         37         #         ACB01CR2         77         RW         B7         CPU_F         F7         RL           DCB12DR0         38         #         ACB02CR3         78         RW         RDI1RI         B8         RW         F8           DCB12DR1         39         W         ACB02CR0         79         RW         RDI1SYN         B9         RW         F9           DCB12DR2         3A         RW         ACB02CR1         7A         RW         RDI1SYN         B9         RW         FA           DCB12DR0         3B         #         ACB02CR2         7B         RW         RDI1SYN         B9         RW         FA           DCB12DR0         3B         #         ACB02CR2         7B         RW         RDI1ITO         BB         RW         FB           DCB13DR0         3C         #         ACB03CR3         7C         RW         RDI1LT1         BC         RW         FC           DCB13DR1         3D         W         ACB03CR0         7D         RW         RDI1RO0												
DBB11CR0         37         #         ACB01CR2         77         RW         B7         CPU_F         F7         RL           DCB12DR0         38         #         ACB02CR3         78         RW         RD11RI         B8         RW         F8         DCB12DR1         39         W         ACB02CR0         79         RW         RD11SYN         B9         RW         F9         DCB12DR2         3A         RW         ACB02CR1         7A         RW         RD11SYN         B9         RW         FA         DCB12DR2         3A         RW         ACB02CR1         7A         RW         RD11SYN         B9         RW         FA         FA         DCB12DR2         3B         #         ACB02CR2         7B         RW         RD11SYN         BB         RW         FA         FB         DCB13DR0         3C         #         ACB03CR3         7C         RW         RD11LT0         BB         RW         FC         FC         TO         DCB13DR1         3D         W         ACB03CR0         7D         RW         RD11R00         BD         RW         FD         FD         TO         DCB13DR2         3E         RW         ACB03CR1         7E         RW         RD11R01												
DCB12DR0         38         #         ACB02CR3         78         RW         RDI1RI         B8         RW         F8           DCB12DR1         39         W         ACB02CR0         79         RW         RDI1SYN         B9         RW         F9           DCB12DR2         3A         RW         ACB02CR1         7A         RW         RDI1SYN         B9         RW         FA           DCB12DR2         3A         RW         ACB02CR2         7B         RW         RDI1IS         BA         RW         FA           DCB12DR0         3B         #         ACB02CR2         7B         RW         RDI1LT0         BB         RW         FB           DCB13DR0         3C         #         ACB03CR3         7C         RW         RDI1LT1         BC         RW         FC           DCB13DR1         3D         W         ACB03CR0         7D         RW         RDI1RO0         BD         RW         FD           DCB13DR2         3E         RW         ACB03CR1         7E         RW         RDI1RO1         BE         RW         CPU_SCR1         FE         #							RDI0RO1		RW			
DCB12DR1         39         W         ACB02CR0         79         RW         RDI1SYN         B9         RW         F9           DCB12DR2         3A         RW         ACB02CR1         7A         RW         RDI1S         BA         RW         FA           DCB12CR0         3B         #         ACB02CR2         7B         RW         RDI1LT0         BB         RW         FB           DCB13DR0         3C         #         ACB03CR3         7C         RW         RDI1LT1         BC         RW         FC           DCB13DR1         3D         W         ACB03CR0         7D         RW         RDI1RO0         BD         RW         FD           DCB13DR2         3E         RW         ACB03CR1         7E         RW         RDI1RO1         BE         RW         CPU_SCR1         FE         #		-					DDI4D!			CPU_F		RL
DCB12DR2         3A         RW         ACB02CR1         7A         RW         RDI1IS         BA         RW         FA           DCB12CR0         3B         #         ACB02CR2         7B         RW         RDI1IS         BB         RW         FB           DCB13DR0         3C         #         ACB03CR3         7C         RW         RDI1LT0         BB         RW         FC           DCB13DR1         3D         W         ACB03CR0         7D         RW         RDI1R00         BD         RW         FD           DCB13DR2         3E         RW         ACB03CR1         7E         RW         RD11R01         BE         RW         CPU_SCR1         FE         #												
DCB12CR0         3B         #         ACB02CR2         7B         RW         RDI1LT0         BB         RW         FB           DCB13DR0         3C         #         ACB03CR3         7C         RW         RDI1LT1         BC         RW         FC           DCB13DR1         3D         W         ACB03CR0         7D         RW         RDI1R00         BD         RW         FD           DCB13DR2         3E         RW         ACB03CR1         7E         RW         RD1R01         BE         RW         CPU_SCR1         FE         #								-				
DCB13DR0         3C         #         ACB03CR3         7C         RW         RDI1LT1         BC         RW         FC           DCB13DR1         3D         W         ACB03CR0         7D         RW         RDI1R00         BD         RW         FD           DCB13DR2         3E         RW         ACB03CR1         7E         RW         RD1R01         BE         RW         CPU_SCR1         FE         #												
DCB13DR1         3D         W         ACB03CR0         7D         RW         RDI1R00         BD         RW         FD           DCB13DR2         3E         RW         ACB03CR1         7E         RW         RDI1R01         BE         RW         CPU_SCR1         FE         #												
DCB13DR2 3E RW ACB03CR1 7E RW RDI1RO1 BE RW CPU_SCR1 FE #												
										CPU SCR1		#
	DCB13CR0											

Blank fields are Reserved and should not be accessed.

## Register Map Bank 1 Table: Configuration Space

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW		40		ASC10CR0	80	RW		C0	
PRT0DM1	01	RW		41		ASC10CR1	81	RW		C1	
PRT0IC0	02	RW		42		ASC10CR2	82	RW		C2	
PRT0IC1	03	RW		43		ASC10CR3	83	RW		C3	
PRT1DM0	04	RW		44		ASD11CR0	84	RW		C4	
PRT1DM1	05	RW		45		ASD11CR1	85	RW		C5	
PRT1IC0	06	RW		46		ASD11CR2	86	RW		C6	
PRT1IC1	07	RW		47		ASD11CR3	87	RW		C7	
PRT2DM0	08	RW		48		ASC12CR0	88	RW		C8	
PRT2DM1	09	RW		49		ASC12CR1	89	RW		C9	
PRT2IC0	0A	RW		4A		ASC12CR2	8A	RW		CA	
PRT2IC1	0B	RW		4B		ASC12CR3	8B	RW		CB	
PRT3DM0	0C	RW		4C		ASD13CR0	8C	RW		CC	
PRT3DM1	00 0D	RW		40 4D		ASD13CR1	8D	RW		CD	-
PRT3IC0	0E	RW		4D 4E		ASD13CR1 ASD13CR2	8E	RW		CE	
	0E 0F	RW		4⊑ 4F			8F	RW		CF	
PRT3IC1	-					ASD13CR3					DW
PRT4DM0	10	RW		50		ASD20CR0	90	RW	GDI_O_IN	D0	RW
PRT4DM1	11	RW		51		ASD20CR1	91	RW	GDI_E_IN	D1	RW
PRT4IC0	12	RW		52		ASD20CR2	92	RW	GDI_O_OU	D2	RW
PRT4IC1	13	RW		53		ASD20CR3	93	RW	GDI_E_OU	D3	RW
PRT5DM0	14	RW		54		ASC21CR0	94	RW		D4	
PRT5DM1	15	RW		55		ASC21CR1	95	RW		D5	<u> </u>
PRT5IC0	16	RW		56		ASC21CR2	96	RW		D6	
PRT5IC1	17	RW		57		ASC21CR3	97	RW		D7	
	18			58		ASD22CR0	98	RW		D8	
	19			59		ASD22CR1	99	RW		D9	
	1A			5A		ASD22CR2	9A	RW		DA	
	1B			5B		ASD22CR3	9B	RW		DB	
	1C			5C		ASC23CR0	9C	RW		DC	-
	1D			5D		ASC23CR1	9D	RW	OSC_GO_EN	DD	RW
	1E			5E		ASC23CR2	9E	RW	OSC_CR4	DE	RW
	1F			5F		ASC23CR3	9F	RW	OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW	7.002001.0	A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
DDD0000	23	1	AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	23	RW	AND_CRU	64	IX VV		A4		VLT_CMP	E4	R
DBB01IN DBB01IN	24	RW		65						E5	ĸ
					DW		A5				
DBB01OU	26	RW	AMD_CR1	66	RW		A6			E6	
	27		ALT_CR0	67	RW		A7			E7	
DCB02FN	28	RW	ALT_CR1	68	RW		A8		IMO_TR	E8	W
DCB02IN	29	RW	CLK_CR2	69	RW		A9		ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA		BDG_TR	EA	RW
	2B			6B			AB		ECO_TR	EB	W
DCB03FN	2C	RW		6C			AC			EC	
DCB03IN	2D	RW		6D			AD			ED	
DCB03OU	2E	RW		6E			AE			EE	
	2F			6F			AF			EF	
DBB10FN	30	RW	ACB00CR3	70	RW	RDI0RI	B0	RW		F0	Γ
DBB10IN	31	RW	ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	1
DBB10OU	32	RW	ACB00CR1	72	RW	RDI0IS	B2	RW		F2	1
	33	1	ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	1
DBB11FN	34	RW	ACB01CR3	74	RW	RDIOLT1	B4	RW	l –	F4	<u> </u>
DBB11IN	35	RW	ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	1
DBB110U	36	RW	ACB01CR1	76	RW	RDI0R01	B6	RW		F6	<u> </u>
001100	30	1.11	ACB01CR1 ACB01CR2	70	RW		B7	1.1.1	CPU_F	F0 F7	RL
		D\4/				PDI1PI		D\A/			RL
DCB12FN	38	RW	ACB02CR3	78	RW	RDI1RI	B8	RW	}	F8	<u> </u>
DCB12IN	39	RW	ACB02CR0	79	RW	RDI1SYN	B9	RW		F9	<u> </u>
DCB12OU	3A	RW	ACB02CR1	7A	RW	RDI1IS	BA	RW		FA	ļ
	3B		ACB02CR2	7B	RW	RDI1LT0	BB	RW		FB	<u> </u>
DCB13FN	3C	RW	ACB03CR3	7C	RW	RDI1LT1	BC	RW		FC	
DCB13IN	3D	RW	ACB03CR0	7D	RW	RDI1RO0	BD	RW		FD	
DCB13OU	3E	RW	ACB03CR1	7E	RW	RDI1RO1	BE	RW	CPU_SCR1	FE	#
			ACB03CR2	7F	RW		BF		CPU_SCR0	FF	#

August 3, 2004



This chapter presents the DC and AC electrical specifications of the CY8C27x43 PSoC device. For the most up to date electrical specifications, confirm that you have the most recent data sheet by going to the web at http://www.cypress.com/psoc.

Specifications are valid for  $-40^{\circ}C \le T_A \le 85^{\circ}C$  and  $T_J \le 100^{\circ}C$ , except where noted. Specifications for devices running at greater than 12 MHz are valid for  $-40^{\circ}C \le T_A \le 70^{\circ}C$  and  $T_J \le 82^{\circ}C$ .




Figure 3-1. Voltage versus CPU Frequency

The following table lists the units of measure that are used in this chapter.

#### Table 3-1: Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
°C	degree Celsius	μW	micro watts
dB	decibels	mA	milli-ampere
fF	femto farad	ms	milli-second
Hz	hertz	mV	milli-volts
KB	1024 bytes	nA	nano ampere
Kbit	1024 bits	ns	nanosecond
kHz	kilohertz	nV	nanovolts
kΩ	kilohm	Ω	ohm
MHz	megahertz	pА	pico ampere
MΩ	megaohm	pF	pico farad
μA	micro ampere	рр	peak-to-peak
μF	micro farad	ppm	parts per million
μH	micro henry	ps	picosecond
μs	microsecond	sps	samples per second
μV	micro volts	σ	sigma: one standard deviation
μVrms	micro volts root-mean-square	V	volts

## 3.1 Absolute Maximum Ratings

### Table 3-2. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>STG</sub>	Storage Temperature	-55	-	+100	°C	Higher storage temperatures will reduce data retention time.
T <sub>A</sub>	Ambient Temperature with Power Applied	-40	-	+85	°C	
Vdd	Supply Voltage on Vdd Relative to Vss	-0.5	-	+6.0	V	
V <sub>IO</sub>	DC Input Voltage	Vss- 0.5	-	Vdd + 0.5	V	
-	DC Voltage Applied to Tri-state	Vss - 0.5	-	Vdd + 0.5	V	
I <sub>MIO</sub>	Maximum Current into any Port Pin	-25	-	+50	mA	
I <sub>MAIO</sub>	Maximum Current into any Port Pin Configured as Analog Driver	-50	-	+50	mA	
ESD	Electro Static Discharge Voltage	2000	-	-	V	Human Body Model ESD
-	Latch-up Current	-	-	200	mA	

## 3.2 Operating Temperature

### Table 3-3. Operating Temperature

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>A</sub>	Ambient Temperature	-40	-	+85	°C	
TJ	Junction Temperature	-40	-	+100		The temperature rise from ambient to junction is package specific. See "Thermal Impedances" on page 41. The user must limit the power consumption to comply with this requirement.

## **3.3 DC Electrical Characteristics**

### 3.3.1 DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 3-4. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd	Supply Voltage	3.00	-	5.25	V	
I <sub>DD</sub>	Supply Current	-	5	8	mA	Conditions are Vdd = 5.0V, $T_A = 25 \ ^{o}C$ , CPU = 3 MHz, 48 MHz = Disabled. VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz.
I <sub>DD3</sub>	Supply Current	-	3.3	6.0	mA	Conditions are Vdd = $3.3V$ , T <sub>A</sub> = $25 ^{\circ}$ C, CPU = $3$ MHz, 48 MHz = Disabled, VC1 = $1.5$ MHz, VC2 = $93.75$ kHz, VC3 = $93.75$ kHz.
I <sub>SB</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, and WDT. <sup>a</sup>	-	3	6.5	μΑ	Conditions are with internal slow speed oscillator, Vdd = 3.3V, -40 $^oC \leq T_A \leq ~55 ~^oC.$
I <sub>SBH</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, and WDT at high temperature. <sup>a</sup>	-	4	25	μΑ	Conditions are with internal slow speed oscillator, Vdd = 3.3V, 55 $^{o}C$ < T_A $\leq~85$ $^{o}C.$
I <sub>SBXTL</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and external crystal. <sup>a</sup>	-	4	7.5	μΑ	Conditions are with properly loaded, 1 $\mu W$ max, 32.768 kHz crystal. Vdd = 3.3V, -40 °C $\leq T_A \leq$ 55 °C.
I <sub>SBXTLH</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and external crystal at high temperature. <sup>a</sup>	-	5	26	μΑ	Conditions are with properly loaded, 1 $\mu W$ max, 32.768 kHz crystal. Vdd = 3.3V, 55 $^oC$ < T_A $\leq$ 85 $^oC.$
$V_{REF}$	Reference Voltage (Bandgap) for Silicon A <sup>b</sup>	1.275	1.300	1.325	V	Trimmed for appropriate Vdd.
$V_{REF}$	Reference Voltage (Bandgap) for Silicon B <sup>b</sup>	1.280	1.300	1.320	V	Trimmed for appropriate Vdd.

a. Standby current includes all functions (POR, LVD, WDT, Sleep Time) needed for reliable system operation. This should be compared with devices that have similar functions enabled.

b. Refer to the Ordering Information chapter on page 42.

## 3.3.2 DC General Purpose IO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table	3-5. D	C GPIO	Specifications
-------	--------	--------	----------------

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>PU</sub>	Pull up Resistor	4	5.6	8	kΩ	
R <sub>PD</sub>	Pull down Resistor	4	5.6	8	kΩ	
V <sub>OH</sub>	High Output Level	Vdd - 1.0	-	-	V	IOH = 10 mA, Vdd = 4.75 to 5.25V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])).
V <sub>OL</sub>	Low Output Level	-	-	0.75	V	IOL = 25 mA, Vdd = 4.75 to 5.25V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])).
V <sub>IL</sub>	Input Low Level	-	-	0.8	V	Vdd = 3.0 to 5.25
V <sub>IH</sub>	Input High Level	2.1	-		V	Vdd = 3.0 to 5.25
V <sub>H</sub>	Input Hysterisis	-	60	-	mV	
IIL	Input Leakage (Absolute Value)	-	1	-	nA	Gross tested to 1 µA.
C <sub>IN</sub>	Capacitive Load on Pins as Input	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.
C <sub>OUT</sub>	Capacitive Load on Pins as Output	-	3.5	10	pF	Package and pin dependent. Temp = $25^{\circ}$ C.

## 3.3.3 DC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Cap PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block. Typical parameters apply to 5V at 25°C and are for design guidance only.

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input Offset Voltage (absolute value)		1			
	Power = Low, Opamp Bias = High	-	1.6	10	mV	
	Power = Medium, Opamp Bias = High	-	1.3	8	mV	
	Power = High, Opamp Bias = High	-	1.2	7.5	mV	
TCV <sub>OSOA</sub>	Average Input Offset Voltage Drift	-	7.0	35.0	μV/ºC	
I <sub>EBOA</sub>	Input Leakage Current (Port 0 Analog Pins)	-	20	-	pА	Gross tested to 1 µA.
CINOA	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 <sup>o</sup> C.
V <sub>CMOA</sub>	Common Mode Voltage Range	0.0	-	Vdd	V	The common-mode input voltage range is mea-
	Common Mode Voltage Range (high power or high opamp bias)	0.5	-	Vdd - 0.5		sured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
CMRR <sub>OA</sub>	Common Mode Rejection Ratio		-	-	dB	Specification is applicable at high power. For all
	Power = Low	60				other bias modes (except high power, high opamp bias), minimum is 60 dB.
	Power = Medium	60				opanip blas), minimum is oo ab.
	Power = High	60				
G <sub>OLOA</sub>	Open Loop Gain		-	-	dB	Specification is applicable at high power. For all
	Power = Low	60				other bias modes (except high power, high opamp bias), minimum is 60 dB.
	Power = Medium	60				opanip blas), minimum is oo ab.
	Power = High	80				
V <sub>OHIGHOA</sub>	High Output Voltage Swing (internal signals)					
	Power = Low	Vdd - 0.2	-	-	V	
	Power = Medium	Vdd - 0.2	-	-	V	
	Power = High	Vdd - 0.5	-	-	V	
V <sub>OLOWOA</sub>	Low Output Voltage Swing (internal signals)					
	Power = Low	-	-	0.2	V	
	Power = Medium	-	-	0.2	V	
	Power = High	-	-	0.5	V	
I <sub>SOA</sub>	Supply Current (including associated AGND buffer)					
	Power = Low, Opamp Bias = Low	-	150	200	μΑ	
	Power = Low, Opamp Bias = High	-	300	400	μΑ	
	Power = Medium, Opamp Bias = Low	-	600	800	μΑ	
	Power = Medium, Opamp Bias = High	-	1200	1600	μΑ	
	Power = High, Opamp Bias = Low	-	2400	3200	μΑ	
	Power = High, Opamp Bias = High	-	4600	6400	μΑ	
PSRR <sub>OA</sub>	Supply Voltage Rejection Ratio	60	-	-	dB	$\begin{array}{l} OV \leq V_{IN} \leq (Vdd - 2.25) \text{ or} \\ (Vdd - 1.25V) \leq V_{IN} \leq Vdd. \end{array}$

Table 3-6. 5V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input Offset Voltage (absolute value)					
	Power = Low, Opamp Bias = High	-	1.65	10	mV	
	Power = Medium, Opamp Bias = High	-	1.32	8	mV	
	High Power is 5 Volts Only					
TCV <sub>OSOA</sub>	Average Input Offset Voltage Drift	-	7.0	35.0	μV/ºC	
I <sub>EBOA</sub>	Input Leakage Current (Port 0 Analog Pins)	-	20	-	pА	Gross tested to 1 µA.
CINOA	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = $25^{\circ}$ C.
V <sub>CMOA</sub>	Common Mode Voltage Range	0.2	-	Vdd - 0.2	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
CMRR <sub>OA</sub>	Common Mode Rejection Ratio		-	-	dB	Specification is applicable at high power. For
	Power = Low	50				all other bias modes (except high power, high opamp bias), minimum is 60 dB.
	Power = Medium	50				opamp blas), minimum is oo ub.
	Power = High	50				
G <sub>OLOA</sub>	Open Loop Gain		-	-	dB	Specification is applicable at high power. For
	Power = Low	60				all other bias modes (except high power, high opamp bias), minimum is 60 dB.
	Power = Medium	60				oparity bias), minimum is oo ab.
	Power = High	80				
V <sub>OHIGHOA</sub>	High Output Voltage Swing (internal signals)					
	Power = Low	Vdd - 0.2	-	-	V	
	Power = Medium	Vdd - 0.2	-	-	V	
	Power = High is 5V only	Vdd - 0.2	-	-	V	
V <sub>OLOWOA</sub>	Low Output Voltage Swing (internal signals)					
	Power = Low	-	-	0.2	V	
	Power = Medium	-	-	0.2	V	
	Power = High	-	-	0.2	V	
I <sub>SOA</sub>	Supply Current (including associated AGND buffer)					
	Power = Low, Opamp Bias = Low	-	150	200	μΑ	
	Power = Low, Opamp Bias = High	-	300	400	μΑ	
	Power = Medium, Opamp Bias = Low	-	600	800	μΑ	
	Power = Medium, Opamp Bias = High	-	1200	1600	μΑ	
	Power = High, Opamp Bias = Low	-	2400	3200	μΑ	
	Power = High, Opamp Bias = High		4600	6400	μΑ	
PSRR <sub>OA</sub>	Supply Voltage Rejection Ratio	50	-	-	dB	$\begin{array}{l} 0V \leq V_{IN} \leq (Vdd \mbox{ - } 2.25) \mbox{ or } \\ (Vdd \mbox{ - } 1.25V) \leq V_{IN} \leq Vdd. \end{array}$

## 3.3.4 DC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq T_A \leq 85^{\circ}$ C, or 3.0V to 3.6V and -40°C  $\leq T_A \leq 85^{\circ}$ C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOB</sub>	Input Offset Voltage (Absolute Value)	-	3	12	mV	
TCV <sub>OSOB</sub>	Average Input Offset Voltage Drift	-	+6	-	μV/°C	
V <sub>CMOB</sub>	Common-Mode Input Voltage Range	0.5	-	Vdd - 1.0	V	
R <sub>OUTOB</sub>	Output Resistance					
	Power = Low	-	1	-	Ω	
	Power = High	-	1	-	Ω	
V <sub>OHIGHOB</sub>	High Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High	0.5 x Vdd + 1.3 0.5 x Vdd + 1.3		-	V V	
V <sub>OLOWOB</sub>	Low Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High	-	-	0.5 x Vdd - 1.3 0.5 x Vdd - 1.3	V V	
I <sub>SOB</sub>	Supply Current Including Bias Cell (No Load) Power = Low Power = High	-	1.1 2.6	5.1 8.8	mA mA	
PSRR <sub>OB</sub>	Supply Voltage Rejection Ratio	60	-	-	dB	

### Table 3-9. 3.3V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOB</sub>	Input Offset Voltage (Absolute Value)	-	3	12	mV	
TCV <sub>OSOB</sub>	Average Input Offset Voltage Drift	-	+6	-	μV/°C	
V <sub>CMOB</sub>	Common-Mode Input Voltage Range	0.5	-	Vdd - 1.0	V	
R <sub>OUTOB</sub>	Output Resistance					
	Power = Low	-	1	-	Ω	
	Power = High	-	1	-	Ω	
V <sub>OHIGHOB</sub>	High Output Voltage Swing (Load = 1k ohms to Vdd/2)					
	Power = Low	0.5 x Vdd + 1.0	-	-	V	
	Power = High	0.5 x Vdd + 1.0	-	-	V	
V <sub>OLOWOB</sub>	Low Output Voltage Swing (Load = 1k ohms to Vdd/2)					
	Power = Low	-	-	0.5 x Vdd - 1.0	V	
	Power = High	-	-	0.5 x Vdd - 1.0	V	
I <sub>SOB</sub>	Supply Current Including Bias Cell (No Load)					
	Power = Low		0.8	2.0	mA	
	Power = High	-	2.0	4.3	mA	
PSRR <sub>OB</sub>	Supply Voltage Rejection Ratio	60	_	-	dB	

## 3.3.5 DC Switch Mode Pump Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq T_A \leq 85^{\circ}$ C, or 3.0V to 3.6V and -40°C  $\leq T_A \leq 85^{\circ}$ C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 3-10.	DC Switch	Mode Pu	np (SMP	) Specifications
14010 0 101				, opoonioanono

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>PUMP</sub> 5V	5V Output Voltage	4.75	5.0	5.25	V	Configuration of footnote <sup>a</sup> . Average, neglecting ripple. SMP trip voltage is set to 5.0V.
V <sub>PUMP</sub> 3V	3V Output Voltage	3.00	3.25	3.60	V	Configuration of footnote <sup>a</sup> . Average, neglecting ripple. SMP trip voltage is set to 3.25V.
I <sub>PUMP</sub>	Available Output Current					Configuration of footnote <sup>a</sup> .
	V <sub>BAT</sub> = 1.5V, V <sub>PUMP</sub> = 3.25V	8	-	-	mA	SMP trip voltage is set to 3.25V.
	$V_{BAT}$ = 1.8V, $V_{PUMP}$ = 5.0V	5	-	-	mA	SMP trip voltage is set to 5.0V.
V <sub>BAT</sub> 5V	Input Voltage Range from Battery	1.8	-	5.0	V	Configuration of footnote <sup>a</sup> . SMP trip voltage is set to 5.0V.
V <sub>BAT</sub> 3V	Input Voltage Range from Battery	1.0	-	3.3	V	Configuration of footnote <sup>a</sup> . SMP trip voltage is set to 3.25V.
VBATSTART	Minimum Input Voltage from Battery to Start Pump	1.1	-	-	V	Configuration of footnote <sup>a</sup> .
$\Delta V_{PUMP\_Line}$	Line Regulation (over V <sub>BAT</sub> range)	-	5	-	%V <sub>O</sub>	Configuration of footnote <sup>a</sup> . V <sub>O</sub> is the "Vdd Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 3-16 on page 26.
$\Delta V_{PUMP\_Load}$	Load Regulation	_	5	_	%V <sub>O</sub>	Configuration of footnote <sup>a</sup> . V <sub>O</sub> is the "Vdd Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 3-16 on page 26.
$\Delta V_{PUMP_Ripple}$	Output Voltage Ripple (depends on capacitor/load)	-	100	-	mVpp	Configuration of footnote <sup>a</sup> . Load is 5mA.
E <sub>3</sub>	Efficiency	35	50	-	%	Configuration of footnote <sup>a</sup> . Load is 5 mA. SMP trip voltage is set to 3.25V.
F <sub>PUMP</sub>	Switching Frequency	-	1.3	-	MHz	
DC <sub>PUMP</sub>	Switching Duty Cycle	-	50	-	%	

a.  $L_1 = 2 \mu H$  inductor,  $C_1 = 10 \mu F$  capacitor,  $D_1 =$  Schottky diode. See Figure 3-2.




Figure 3-2. Basic Switch Mode Pump Circuit

## 3.3.6 DC Analog Reference Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block. Reference control power is high.

Symbol	Description	Min	Тур	Max	Units	
BG	Bandgap Voltage Reference	1.274	1.30	1.326	V	
-	$AGND = Vdd/2^{a}$	Vdd/2 - 0.030	Vdd/2 - 0.004	Vdd/2 + 0.003	V	
-	AGND = 2 x BandGap <sup>a</sup>	2 x BG - 0.043	2 x BG - 0.010	2 x BG + 0.024	V	
-	AGND = P2[4] (P2[4] = Vdd/2) <sup>a</sup>	P2[4] - 0.013	P2[4]	P2[4] + 0.014	V	
-	AGND = BandGap <sup>a</sup>	BG - 0.009	BG	BG + 0.009	V	
-	AGND = 1.6 x BandGap <sup>a</sup>	1.6 x BG - 0.018	1.6 x BG	1.6 x BG + 0.018	V	
-	AGND Block to Block Variation (AGND = Vdd/2) <sup>a</sup>	-0.034	0.000	0.034	V	
-	RefHi = Vdd/2 + BandGap	Vdd/2 + BG - 0.140	Vdd/2 + BG - 0.018	Vdd/2 + BG + 0.103	V	
-	RefHi = 3 x BandGap	3 x BG - 0.112	3 x BG - 0.018	3 x BG + 0.076	V	
-	RefHi = 2 x BandGap + P2[6] (P2[6] = 1.3V)	2 x BG + P2[6] - 0.113	2 x BG + P2[6] - 0.018	2 x BG + P2[6] + 0.077	V	
-	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	P2[4] + BG - 0.130	P2[4] + BG - 0.016	P2[4] + BG + 0.098	V	
-	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)	P2[4] + P2[6] - 0.133	P2[4] + P2[6] - 0.016	P2[4] + P2[6] + 0.100	V	
-	RefHi = 3.2 x BandGap	3.2 x BG - 0.112	3.2 x BG	3.2 x BG + 0.076	V	
-	RefLo = Vdd/2 – BandGap	Vdd/2 - BG - 0.051	Vdd/2 - BG + 0.024	Vdd/2 - BG + 0.098	V	
-	RefLo = BandGap	BG - 0.082	BG + 0.023	BG + 0.129	V	
-	RefLo = 2 x BandGap - P2[6] (P2[6] = 1.3V)	2 x BG - P2[6] - 0.084	2 x BG - P2[6] + 0.025	2 x BG - P2[6] + 0.134	V	
-	RefLo = P2[4] – BandGap (P2[4] = Vdd/2)	P2[4] - BG - 0.056	P2[4] - BG + 0.026	P2[4] - BG + 0.107	V	
-	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)	P2[4] - P2[6] - 0.057	P2[4] - P2[6] + 0.026	P2[4] - P2[6] + 0.110	V	

a. AGND tolerance includes the offsets of the local buffer in the PSoC block.

### Table 3-12. Silicon Revision B – 5V DC Analog Reference Specifications

Symbol	Description	Min	Тур	Мах	Units V	
BG	Bandgap Voltage Reference	1.28	1.30	1.32		
-	$AGND = Vdd/2^a$	Vdd/2 - 0.030	Vdd/2	Vdd/2 + 0.007	V	
-	AGND = 2 x BandGap <sup>a</sup>	2 x BG - 0.043	2 x BG	2 x BG + 0.024	V	
-	AGND = P2[4] (P2[4] = Vdd/2) <sup>a</sup>	P2[4] - 0.011	P2[4]	P2[4] + 0.011	V	
_	AGND = BandGap <sup>a</sup>	BG - 0.009	BG	BG + 0.009	V	
-	AGND = 1.6 x BandGap <sup>a</sup>	1.6 x BG - 0.018	1.6 x BG	1.6 x BG + 0.018	V	
-	AGND Block to Block Variation (AGND = Vdd/2) <sup>a</sup>	-0.034	0.000	0.034	V	
-	RefHi = Vdd/2 + BandGap	Vdd/2 + BG - 0.1	Vdd/2 + BG - 0.01	Vdd/2 + BG + 0.1	V	
-	RefHi = 3 x BandGap	3 x BG - 0.06	3 x BG - 0.01	3 x BG + 0.06	V	
-	RefHi = 2 x BandGap + P2[6] (P2[6] = 1.3V)	2 x BG + P2[6] - 0.06	2 x BG + P2[6] - 0.01	2 x BG + P2[6] + 0.06	V	
-	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	P2[4] + BG - 0.06	P2[4] + BG - 0.01	P2[4] + BG + 0.06	V	
-	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)	P2[4] + P2[6] - 0.06	P2[4] + P2[6] - 0.01	P2[4] + P2[6] + 0.06	V	
-	RefHi = 3.2 x BandGap	3.2 x BG - 0.06	3.2 x BG - 0.01	3.2 x BG + 0.06	V	
-	RefLo = Vdd/2 - BandGap	Vdd/2 - BG - 0.051	Vdd/2 - BG + 0.01	Vdd/2 - BG + 0.06	V	
-	RefLo = BandGap	BG - 0.06	BG + 0.01	BG + 0.06	V	
-	RefLo = 2 x BandGap - P2[6] (P2[6] = 1.3V)	2 x BG - P2[6] - 0.04	2 x BG - P2[6] + 0.01	2 x BG - P2[6] + 0.04	V	
-	RefLo = P2[4] – BandGap (P2[4] = Vdd/2)	P2[4] - BG - 0.056	P2[4] - BG + 0.01	P2[4] - BG + 0.056	V	
-	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)	P2[4] - P2[6] - 0.056	P2[4] - P2[6] + 0.01	P2[4] - P2[6] + 0.056	V	

a. AGND tolerance includes the offsets of the local buffer in the PSoC block.

Symbol	Description	Min	Тур	Max	Units			
BG	Bandgap Voltage Reference	1.274	1.30	1.326	V			
-	$AGND = Vdd/2^a$	Vdd/2 - 0.027	Vdd/2 - 0.003	Vdd/2 + 0.002	V			
-	AGND = 2 x BandGap <sup>a</sup>	Not Allowed						
-	AGND = P2[4] (P2[4] = Vdd/2)	P2[4] - 0.008	P2[4] + 0.001	P2[4] + 0.009	V			
_	AGND = BandGap <sup>a</sup>	BG - 0.009	BG	BG + 0.009	V			
_	AGND = 1.6 x BandGap <sup>a</sup>	1.6 x BG - 0.018	1.6 x BG	1.6 x BG + 0.018	V			
-	AGND Block to Block Variation (AGND = Vdd/2) <sup>a</sup>	-0.034	0.000	0.034	mV			
_	RefHi = Vdd/2 + BandGap	Not Allowed						
-	RefHi = 3 x BandGap	Not Allowed						
-	RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V)	Not Allowed						
-	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	Not Allowed						
-	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] + P2[6] - 0.075	P2[4] + P2[6] - 0.009	P2[4] + P2[6] + 0.057	V			
_	RefHi = 3.2 x BandGap	Not Allowed						
_	RefLo = Vdd/2 - BandGap	Not Allowed						
_	RefLo = BandGap	Not Allowed						
_	RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V)	Not Allowed						
-	RefLo = P2[4] – BandGap (P2[4] = Vdd/2)	Not Allowed						
-	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] - P2[6] - 0.048	P2[4] - P2[6] + 0.022	P2[4] - P2[6] + 0.092	V			

a. AGND tolerance includes the offsets of the local buffer in the PSoC block.

Note See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on trimming for operation at 3.3V.

### Table 3-14. Silicon Revision B – 3.3V DC Analog Reference Specifications

Symbol	Description	Min	Тур	Мах	Units			
BG	Bandgap Voltage Reference	1.28	1.30	1.32	V			
_	$AGND = Vdd/2^{a}$	Vdd/2 - 0.027	Vdd/2	Vdd/2 + 0.005	V			
-	AGND = 2 x BandGap <sup>a</sup>	Not Allowed						
-	AGND = P2[4] (P2[4] = Vdd/2)	P2[4] - 0.008	P2[4]	P2[4] + 0.009	V			
-	AGND = BandGap <sup>a</sup>	BG - 0.009	BG	BG + 0.009	V			
-	AGND = 1.6 x BandGap <sup>a</sup>	1.6 x BG - 0.018	1.6 x BG	1.6 x BG + 0.018	V			
-	AGND Block to Block Variation (AGND = Vdd/2) <sup>a</sup>	-0.034	0.000	0.034	mV			
-	RefHi = Vdd/2 + BandGap	Not Allowed						
-	RefHi = 3 x BandGap	Not Allowed						
-	RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V)	Not Allowed						
-	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	Not Allowed						
-	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] + P2[6] - 0.06	P2[4] + P2[6] - 0.01	P2[4] + P2[6] + 0.057	V			
-	RefHi = 3.2 x BandGap	Not Allowed						
-	RefLo = Vdd/2 - BandGap	Not Allowed	Not Allowed					
-	RefLo = BandGap	Not Allowed						
-	RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V)	Not Allowed						
-	RefLo = P2[4] – BandGap (P2[4] = Vdd/2)	Not Allowed						
-	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] - P2[6] - 0.048	P2[4] - P2[6] + 0.01	P2[4] - P2[6] + 0.048	V			

a. AGND tolerance includes the offsets of the local buffer in the PSoC block.

Note See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on trimming for operation at 3.3V.

## 3.3.7 DC Analog PSoC Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

### Table 3-15. DC Analog PSoC Block Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>CT</sub>	Resistor Unit Value (Continuous Time)	-	12.2	-	kΩ	
C <sub>SC</sub>	Capacitor Unit Value (Switch Cap)	-	80	-	fF	

### 3.3.8 DC POR and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

**Note** The bits PORLEV and VM in the table below refer to bits in the VLT\_CR register. See the PSoC Mixed Signal Array Technical Reference Manual for more information on the VLT\_CR register.

### Table 3-16. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
	Vdd Value for PPOR Trip (positive ramp)					
V <sub>PPOR0R</sub>	PORLEV[1:0] = 00b		2.91		V	
V <sub>PPOR1R</sub>	PORLEV[1:0] = 01b	-	4.39	-	V	
V <sub>PPOR2R</sub>	PORLEV[1:0] = 10b		4.55		V	
	Vdd Value for PPOR Trip (negative ramp)					
V <sub>PPOR0</sub>	PORLEV[1:0] = 00b		2.82		V	
V <sub>PPOR1</sub>	PORLEV[1:0] = 01b	-	4.39	-	V	
V <sub>PPOR2</sub>	PORLEV[1:0] = 10b		4.55		V	
	PPOR Hysteresis					
V <sub>PH0</sub>	PORLEV[1:0] = 00b	-	92	-	mV	
V <sub>PH1</sub>	PORLEV[1:0] = 01b	-	0	-	mV	
V <sub>PH2</sub>	PORLEV[1:0] = 10b	-	0	-	mV	
	Vdd Value for LVD Trip					
V <sub>LVD0</sub>	VM[2:0] = 000b	2.86	2.92	2.98 <sup>a</sup>	V	
V <sub>LVD1</sub>	VM[2:0] = 001b	2.96	3.02	3.08	V	
V <sub>LVD2</sub>	VM[2:0] = 010b	3.07	3.13	3.20	V	
V <sub>LVD3</sub>	VM[2:0] = 011b	3.92	4.00	4.08	V	
V <sub>LVD4</sub>	VM[2:0] = 100b	4.39	4.48	4.57	V	
V <sub>LVD5</sub>	VM[2:0] = 101b	4.55	4.64	4.74 <sup>b</sup>	V	
V <sub>LVD6</sub>	VM[2:0] = 110b	4.63	4.73	4.82	VV	
V <sub>LVD7</sub>	VM[2:0] = 111b	4.72	4.81	4.91	v	
	Vdd Value for PUMP Trip					
V <sub>PUMP0</sub>	VM[2:0] = 000b	2.96	3.02	3.08	V	
V <sub>PUMP1</sub>	VM[2:0] = 001b	3.03	3.10	3.16	V	
V <sub>PUMP2</sub>	VM[2:0] = 010b	3.18	3.25	3.32	V	
V <sub>PUMP3</sub>	VM[2:0] = 011b	4.11	4.19	4.28	V	
V <sub>PUMP4</sub>	VM[2:0] = 100b	4.55	4.64	4.74	V V	
V <sub>PUMP5</sub>	VM[2:0] = 101b	4.63	4.73	4.82	v	
V <sub>PUMP6</sub>	VM[2:0] = 110b	4.72	4.82	4.91	v	
V <sub>PUMP7</sub>	VM[2:0] = 111b	4.90	5.00	5.10	v	

a. Always greater than 50 mV above PPOR (PORLEV = 00) for falling supply.

b. Always greater than 50 mV above PPOR (PORLEV = 10) for falling supply.

## 3.3.9 DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

### Table 3-17. DC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
I <sub>DDP</sub>	Supply Current During Programming or Verify	-	5	25	mA	
V <sub>ILP</sub>	Input Low Voltage During Programming or Verify	-	-	0.8	V	
V <sub>IHP</sub>	Input High Voltage During Programming or Verify	2.2	-	-	V	
I <sub>ILP</sub>	Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify	-	-	0.2	mA	Driving internal pull-down resistor.
I <sub>IHP</sub>	Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify	-	-	1.5	mA	Driving internal pull-down resistor.
V <sub>OLV</sub>	Output Low Voltage During Programming or Verify	-	-	Vss + 0.75	V	
V <sub>OHV</sub>	Output High Voltage During Programming or Verify	Vdd - 1.0	-	Vdd	V	
Flash <sub>ENPB</sub>	Flash Endurance (per block)	50,000	-	-	-	Erase/write cycles per block.
Flash <sub>ENT</sub>	Flash Endurance (total) <sup>a</sup>	1,800,000	-	-	-	Erase/write cycles.
Flash <sub>DR</sub>	Flash Data Retention	10	-	-	Years	

a. A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles).

For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.

## 3.4 AC Electrical Characteristics

### 3.4.1 AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Symbol	Description	Min	Тур	Max	Units	Notes
FIMO	Internal Main Oscillator Frequency	23.4	24	24.6 <sup>a</sup>	MHz	Trimmed. Utilizing factory trim values.
F <sub>CPU1</sub>	CPU Frequency (5V Nominal)	0.93	24	24.6 <sup>a,b</sup>	MHz	Trimmed. Utilizing factory trim values.
F <sub>CPU2</sub>	CPU Frequency (3.3V Nominal)	0.93	12	12.3 <sup>b,c</sup>	MHz	Trimmed. Utilizing factory trim values.
F <sub>48M</sub>	Digital PSoC Block Frequency	0	48	49.2 <sup>a,b,d</sup>	MHz	Refer to the AC Digital Block Specifications below.
F <sub>24M</sub>	Digital PSoC Block Frequency	0	24	24.6 <sup>b, d</sup>	MHz	
F <sub>32K1</sub>	Internal Low Speed Oscillator Frequency	15	32	64	kHz	
F <sub>32K2</sub>	External Crystal Oscillator	-	32.768	-	kHz	Accuracy is capacitor and crystal dependent. 50% duty cycle.
F <sub>PLL</sub>	PLL Frequency	-	23.986	-	MHz	Multiple (x732) of crystal frequency.
Jitter24M2	24 MHz Period Jitter (PLL)	1-	-	600	ps	
T <sub>PLLSLEW</sub>	PLL Lock Time	0.5	-	10	ms	
T <sub>PLLSLEWS</sub> - LOW	PLL Lock Time for Low Gain Setting	0.5	-	50	ms	
T <sub>OS</sub>	External Crystal Oscillator Startup to 1%	-	1700	2620	ms	
T <sub>OSACC</sub>	External Crystal Oscillator Startup to 100 ppm	-	2800	3800	ms	The crystal oscillator frequency is within 100 ppm of its final value by the end of the $T_{osacc}$ period. Correct operation assumes a properly loaded 1 uW maximum drive level 32.768 kHz crystal. 3.0V $\leq$ Vdd $\leq$ 5.5V, -40 $^{o}C \leq T_{A} \leq$ 85 $^{o}C$ .
Jitter32k	32 kHz Period Jitter	1-	100		ns	
T <sub>XRST</sub>	External Reset Pulse Width	10	-	-	μs	
DC24M	24 MHz Duty Cycle	40	50	60	%	
Step24M	24 MHz Trim Step Size	-	50	-	kHz	
Fout48M	48 MHz Output Frequency	46.8	48.0	49.2 <sup>a,c</sup>	MHz	Trimmed. Utilizing factory trim values.
Jitter24M1	24 MHz Period Jitter (IMO)	-	600		ps	
F <sub>MAX</sub>	Maximum frequency of signal on row input or row output.	-	-	12.3	MHz	
T <sub>RAMP</sub>	Supply Ramp Time	0	-	-	μs	

a. 4.75V < Vdd < 5.25V.

b. Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.

c. 3.0V < Vdd < 3.6V. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on trimming for operation at 3.3V.

d. See the individual user module data sheets for information on maximum frequencies for user modules.




Figure 3-3. PLL Lock Timing Diagram




Figure 3-4. PLL Lock for Low Gain Setting Timing Diagram








Figure 3-6. 24 MHz Period Jitter (IMO) Timing Diagram




Figure 3-7. 32 kHz Period Jitter (ECO) Timing Diagram

## 3.4.2 AC General Purpose IO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq T_A \leq 85^{\circ}$ C, or 3.0V to 3.6V and -40°C  $\leq T_A \leq 85^{\circ}$ C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

#### Table 3-19. AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>GPIO</sub>	GPIO Operating Frequency	0	-	12	MHz	
TRiseF	Rise Time, Normal Strong Mode, Cload = 50 pF	3	-	18	ns	Vdd = 4.5 to 5.25V, 10% - 90%
TFallF	Fall Time, Normal Strong Mode, Cload = 50 pF	2	-	18	ns	Vdd = 4.5 to 5.25V, 10% - 90%
TRiseS	Rise Time, Slow Strong Mode, Cload = 50 pF	10	27	-	ns	Vdd = 3 to 5.25V, 10% - 90%
TFallS	Fall Time, Slow Strong Mode, Cload = 50 pF	10	22	-	ns	Vdd = 3 to 5.25V, 10% - 90%




Figure 3-8. GPIO Timing Diagram

## 3.4.3 AC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq T_A \leq 85^{\circ}$ C, or 3.0V to 3.6V and -40°C  $\leq T_A \leq 85^{\circ}$ C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.

Power = High and Opamp Bias = High is not supported at 3.3V.

Table 3-20. 5V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>ROA</sub>	Rising Settling Time from 80% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	-	-	3.9	μs	
	Power = Medium, Opamp Bias = High	-	-	0.72	μs	
	Power = High, Opamp Bias = High	-	-	0.62	μs	
T <sub>SOA</sub>	Falling Settling Time from 20% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	-	-	5.9	μs	
	Power = Medium, Opamp Bias = High	-	-	0.92	μs	
	Power = High, Opamp Bias = High	-	-	0.72	μs	
SR <sub>ROA</sub>	Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.15	-	-	V/µs	
	Power = Medium, Opamp Bias = High	1.7	-	-	V/µs	
	Power = High, Opamp Bias = High	6.5	-	-	V/µs	
SR <sub>FOA</sub>	Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.01	-	-	V/µs	
	Power = Medium, Opamp Bias = High	0.5	-	-	V/µs	
	Power = High, Opamp Bias = High	4.0	-	-	V/µs	
BW <sub>OA</sub>	Gain Bandwidth Product					
	Power = Low, Opamp Bias = Low	0.75	-	-	MHz	
	Power = Medium, Opamp Bias = High	3.1	-	-	MHz	
	Power = High, Opamp Bias = High	5.4	-	-	MHz	
E <sub>NOA</sub>	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	-	100	-	nV/rt-Hz	

### Table 3-21. 3.3V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>ROA</sub>	Rising Settling Time from 80% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	-	-	3.92	μs	
	Power = Low, Opamp Bias = High	-	-	0.72	μs	
T <sub>SOA</sub>	Falling Settling Time from 20% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	-	-	5.41	μs	
	Power = Medium, Opamp Bias = High	-	-	0.72	μs	
SR <sub>ROA</sub>	Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.31	-	-	V/µs	
	Power = Medium, Opamp Bias = High	2.7	-	-	V/µs	
SR <sub>FOA</sub>	Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.24	-	-	V/µs	
	Power = Medium, Opamp Bias = High	1.8	-	-	V/µs	
BW <sub>OA</sub>	Gain Bandwidth Product					
	Power = Low, Opamp Bias = Low	0.67	-	-	MHz	
	Power = Medium, Opamp Bias = High	2.8	-	-	MHz	
E <sub>NOA</sub>	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	-	100	-	nV/rt-Hz	

## 3.4.4 AC Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq T_A \leq 85^{\circ}$ C, or 3.0V to 3.6V and -40°C  $\leq T_A \leq 85^{\circ}$ C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

### Table 3-22. AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
All	Maximum Block Clocking Frequency (> 4.75V)			49.2		4.75V < Vdd < 5.25V.
Functions	Maximum Block Clocking Frequency (< 4.75V)			24.6		3.0V < Vdd < 4.75V.
Timer	Capture Pulse Width	50 <sup>a</sup>	-	-	ns	
	Maximum Frequency, No Capture	-	-	49.2	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, With Capture	-	-	24.6	MHz	
Counter	Enable Pulse Width	50 <sup>a</sup>	-	-	ns	
	Maximum Frequency, No Enable Input	-	-	49.2	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, Enable Input	-	-	24.6	MHz	
Dead Band	Kill Pulse Width:					
	Asynchronous Restart Mode	20	-	-	ns	
	Synchronous Restart Mode	50 <sup>a</sup>	-	-	ns	
	Disable Mode	50 <sup>a</sup>	-	-	ns	
	Maximum Frequency	-	-	49.2	MHz	4.75V < Vdd < 5.25V.
CRCPRS (PRS Mode)	Maximum Input Clock Frequency	-	-	49.2	MHz	4.75V < Vdd < 5.25V.
CRCPRS (CRC Mode)	Maximum Input Clock Frequency	-	-	24.6	MHz	
SPIM	Maximum Input Clock Frequency	-	-	8.2	MHz	Maximum data rate at 4.1 MHz due to 2 x over clocking.
SPIS	Maximum Input Clock Frequency	-	-	4.1	ns	
	Width of SS_Negated Between Transmissions	50 <sup>a</sup>	-	-	ns	
Transmitter	Maximum Input Clock Frequency b					
	Silicon A	-	-	16.4	MHz	Maximum data rate at 2.05 MHz due to 8 x over clocking.
	Silicon B	-	-	24.6	MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.
Receiver	Maximum Input Clock Frequency <sup>b</sup>					
	Silicon A	-	-	16.4	MHz	Maximum data rate at 2.05 MHz due to 8 x over clocking.
	Silicon B	-	-	24.6	MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.

a. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).

b. Refer to the Ordering Information chapter on page 42.

## 3.4.5 AC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq T_A \leq 85^{\circ}$ C, or 3.0V to 3.6V and -40°C  $\leq T_A \leq 85^{\circ}$ C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 3-23.	5V A	C Analog	Output E	Buffer	Specifications
14510 0 201	••••	<i>,</i>	o a par =		opeenieanenie

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>ROB</sub>	Rising Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	2.5	μs	
	Power = High	-	-	2.5	μs	
T <sub>SOB</sub>	Falling Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	2.2	μs	
	Power = High	-	-	2.2	μs	
SR <sub>ROB</sub>	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load					
	Power = Low	0.65	-	-	V/µs	
	Power = High	0.65	-	-	V/µs	
SR <sub>FOB</sub>	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load					
	Power = Low	0.65	-	-	V/µs	
	Power = High	0.65	-	-	V/µs	
BW <sub>OB</sub>	Small Signal Bandwidth, 20mV <sub>pp</sub> , 3dB BW, 100pF Load					
	Power = Low	0.8	-	-	MHz	
	Power = High	0.8	-	-	MHz	
BW <sub>OB</sub>	Large Signal Bandwidth, 1V <sub>pp</sub> , 3dB BW, 100pF Load					
	Power = Low	300	-	-	kHz	
	Power = High	300	-	-	kHz	

### Table 3-24. 3.3V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>ROB</sub>	Rising Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	3.8	μs	
	Power = High	-	-	3.8	μs	
T <sub>SOB</sub>	Falling Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	2.6	μs	
	Power = High	-	-	2.6	μs	
SR <sub>ROB</sub>	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load					
	Power = Low	0.5	-	-	V/µs	
	Power = High	0.5	-	-	V/µs	
SR <sub>FOB</sub>	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load					
	Power = Low	0.5	-	-	V/µs	
	Power = High	0.5	-	-	V/µs	
BW <sub>OB</sub>	Small Signal Bandwidth, 20mV <sub>pp</sub> , 3dB BW, 100pF Load					
	Power = Low	0.7	-	-	MHz	
	Power = High	0.7	-	-	MHz	
BW <sub>OB</sub>	Large Signal Bandwidth, 1V <sub>pp</sub> , 3dB BW, 100pF Load					
	Power = Low	200	-	-	kHz	
	Power = High	200	_	-	kHz	

## 3.4.6 AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

### Table 3-25. 5V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency	0.093	-	24.6	MHz	
-	High Period	20.6	-	5300	ns	
-	Low Period	20.6	-	-	ns	
-	Power Up IMO to Switch	150	-	-	μs	

### Table 3-26. 3.3V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
FOSCEXT	Frequency with CPU Clock divide by 1 <sup>a</sup>		-	12.3	MHz	
FOSCEXT	Frequency with CPU Clock divide by 2 or greater <sup>b</sup>	0.186	-	24.6	MHz	
-	High Period with CPU Clock divide by 1	41.7	-	5300	ns	
-	Low Period with CPU Clock divide by 1	41.7	-	-	ns	
-	Power Up IMO to Switch	150	-	-	μs	

a. Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.

b. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty percent duty cycle requirement is met.

## 3.4.7 AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

#### Table 3-27. AC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>RSCLK</sub>	Rise Time of SCLK	1	-	20	ns	
T <sub>FSCLK</sub>	Fall Time of SCLK	1	-	20	ns	
T <sub>SSCLK</sub>	Data Set up Time to Falling Edge of SCLK	40	-	-	ns	
T <sub>HSCLK</sub>	Data Hold Time from Falling Edge of SCLK	40	-	-	ns	
F <sub>SCLK</sub>	Frequency of SCLK	0	-	8	MHz	
T <sub>ERASEB</sub>	Flash Erase Time (Block)	-	10	-	ms	
T <sub>WRITE</sub>	Flash Block Write Time	-	10	-	ms	
T <sub>DSCLK</sub>	Data Out Delay from Falling Edge of SCLK	-	-	45	ns	Vdd > 3.6
T <sub>DSCLK3</sub>	Data Out Delay from Falling Edge of SCLK	-	-	50	ns	$3.0 \leq V dd \leq 3.6$

## 3.4.8 AC I<sup>2</sup>C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 3-28. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins

		Standa	rd Mode	Fast	Mode		
Symbol	Description	Min	Max	Min	Max	Units	Notes
F <sub>SCLI2C</sub>	SCL Clock Frequency	0	100	0	400	kHz	
T <sub>HDSTAI2C</sub>	FAI2C Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.		-	0.6	-	μs	
T <sub>LOWI2C</sub>	LOW Period of the SCL Clock	4.7	-	1.3	-	μs	
T <sub>HIGHI2C</sub>	HIGH Period of the SCL Clock	4.0	-	0.6	-	μs	
T <sub>SUSTAI2C</sub>	Set-up Time for a Repeated START Condition	4.7	-	0.6	-	μs	
T <sub>HDDATI2C</sub>	Data Hold Time	0	-	0	-	μs	
T <sub>SUDATI2C</sub>	Data Set-up Time	250	-	100 <sup>a</sup>	-	ns	
T <sub>SUSTOI2C</sub>	Set-up Time for STOP Condition	4.0	-	0.6	-	μs	
T <sub>BUFI2C</sub>	Bus Free Time Between a STOP and START Condition	4.7	-	1.3	-	μs	
T <sub>SPI2C</sub>	Pulse Width of spikes are suppressed by the input filter.	-	-	0	50	ns	

a. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement  $t_{SU:DAT} \ge 250$  ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line  $t_{rmax} + t_{SU:DAT} = 1000 + 250 = 1250$  ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.




Figure 3-9. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus


# 4. Packaging Information




This chapter illustrates the packaging specifications for the CY8C27x43 PSoC device, along with the thermal impedances for each package and the typical package capacitance on crystal pins.


**Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at <a href="http://www.cypress.com/support/link.cfm?mr=poddim">http://www.cypress.com/support/link.cfm?mr=poddim</a>.


## 4.1 Packaging Dimensions





























Figure 4-6. 28-Lead (300-Mil) Molded SOIC







Figure 4-7. 44-Lead TQFP









## 4.2 Thermal Impedances

### Table 4-1. Thermal Impedances per Package

Package	Typical $\theta_{JA}^{\star}$
8 PDIP	120 °C/W
20 SSOP	95 °C/W
20 SOIC	79 °C/W
28 PDIP	67 °C/W
28 SSOP	95 °C/W
28 SOIC	71 °C/W
44 TQFP	58 °C/W
48 SSOP	69 °C/W
48 MLF	18 °C/W

\*  $T_J = T_A + POWER \times \theta_{JA}$ 

## 4.3 Capacitance on Crystal Pins

Package	Package Capacitance
8 PDIP	2.8 pF
20 SSOP	2.6 pF
20 SOIC	2.5 pF
28 PDIP	3.5 pF
28 SSOP	2.8 pF
28 SOIC	2.7 pF
44 TQFP	2.6 pF
48 SSOP	3.3 pF
48 MLF	2.3 pF

 Table 4-2:
 Typical Package Capacitance on Crystal Pins



The following table lists the CY8C27x43 PSoC device family's key package features and ordering codes.


Package	Ordering Code	Flash (Kbytes)	RAM (Bytes)	Switch Mode Pump	Temperature Range	Digital Blocks (Rows of 4)	Analog Blocks (Columns of 3)	Digital IO Pins	Analog Inputs	Analog Outputs	XRES Pin
CY8C27x43 Silicon B – These p any digital block to be the decima											
the analog reference is enhanced										, accure	
8 Pin (300 Mil) DIP	CY8C27143-24PXI	16	256	No	-40C to +85C	8	12	6	4	4	No
20 Pin (210 Mil) SSOP	CY8C27243-24PVXI	16	256	Yes	-40C to +85C	8	12	16	8	4	Yes
20 Pin (210 Mil) SSOP (Tape and Reel)	CY8C27243-24PVXIT	16	256	Yes	-40C to +85C	8	12	16	8	4	Yes
20 Pin (300 Mil) SOIC	CY8C27243-24SXI	16	256	Yes	-40C to +85C	8	12	16	8	4	Yes
20 Pin 300 Mil) SOIC (Tape and Reel)	CY8C27243-24SXIT	16	256	Yes	-40C to +85C	8	12	16	8	4	Yes
28 Pin (300 Mil) DIP	CY8C27443-24PXI	16	256	Yes	-40C to +85C	8	12	24	12	4	Yes
28 Pin (210 Mil) SSOP	CY8C27443-24PVXI	16	256	Yes	-40C to +85C	8	12	24	12	4	Yes
28 Pin (210 Mil) SSOP (Tape and Reel)	CY8C27443-24PVXIT	16	256	Yes	-40C to +85C	8	12	24	12	4	Yes
28 Pin (300 Mil) SOIC	CY8C27443-24SXI	16	256	Yes	-40C to +85C	8	12	24	12	4	Yes
28 Pin (300 Mil) SOIC (Tape and Reel)	CY8C27443-24SXIT	16	256	Yes	-40C to +85C	8	12	24	12	4	Yes
44 Pin TQFP	CY8C27543-24AXI	16	256	Yes	-40C to +85C	8	12	40	12	4	Yes
44 Pin TQFP (Tape and Reel)	CY8C27543-24AXIT	16	256	Yes	-40C to +85C	8	12	40	12	4	Yes
48 Pin (300 Mil) SSOP	CY8C27643-24PVXI	16	256	Yes	-40C to +85C	8	12	44	12	4	Yes
48 Pin (300 Mil) SSOP (Tape and Reel)	CY8C27643-24PVXIT	16	256	Yes	-40C to +85C	8	12	44	12	4	Yes
48 Pin (7x7) MLF	CY8C27643-24LFXI	16	256	Yes	-40C to +85C	8	12	44	12	4	Yes
48 Pin (7x7) MLF (Tape and Reel)	CY8C27643-24LFXIT	16	256	Yes	-40C to +85C	8	12	44	12	4	Yes
CY8C27x43 Silicon A - Silicon A	A is not recommended for n	ew desi	gns.								
8 Pin (300 Mil) DIP	CY8C27143-24PI	16	256	No	-40C to +85C	8	12	6	4	4	No
20 Pin (210 Mil) SSOP	CY8C27243-24PVI	16	256	Yes	-40C to +85C	8	12	16	8	4	Yes
20 Pin (210 Mil) SSOP (Tape and Reel)	CY8C27243-24PVIT	16	256	Yes	-40C to +85C	8	12	16	8	4	Yes
20 Pin (300 Mil) SOIC	CY8C27243-24SI	16	256	Yes	-40C to +85C	8	12	16	8	4	Yes
20 Pin 300 Mil) SOIC (Tape and Reel)	CY8C27243-24SIT	16	256	Yes	-40C to +85C	8	12	16	8	4	Yes
28 Pin (300 Mil) DIP	CY8C27443-24PI	16	256	Yes	-40C to +85C	8	12	24	12	4	Yes
28 Pin (210 Mil) SSOP	CY8C27443-24PVI	16	256	Yes	-40C to +85C	8	12	24	12	4	Yes
· · · · ·		I	1	1	_	1	1		1	1	<u> </u>

Package	Ordering Code	Flash (Kbytes)	RAM (Bytes)	Switch Mode Pump	Temperature Range	Digital Blocks (Rows of 4)	Analog Blocks (Columns of 3)	Digital IO Pins	Analog Inputs	Analog Outputs	XRES Pin
28 Pin (210 Mil) SSOP (Tape and Reel)	CY8C27443-24PVIT	16	256	Yes	-40C to +85C	8	12	24	12	4	Yes
28 Pin (300 Mil) SOIC	CY8C27443-24SI	16	256	Yes	-40C to +85C	8	12	24	12	4	Yes
28 Pin (300 Mil) SOIC (Tape and Reel)	CY8C27443-24SIT	16	256	Yes	-40C to +85C	8	12	24	12	4	Yes
44 Pin TQFP	CY8C27543-24AI	16	256	Yes	-40C to +85C	8	12	40	12	4	Yes
44 Pin TQFP (Tape and Reel)	CY8C27543-24AIT	16	256	Yes	-40C to +85C	8	12	40	12	4	Yes
48 Pin (300 Mil) SSOP	CY8C27643-24PVI	16	256	Yes	-40C to +85C	8	12	44	12	4	Yes
48 Pin (300 Mil) SSOP (Tape and Reel)	CY8C27643-24PVIT	16	256	Yes	-40C to +85C	8	12	44	12	4	Yes
48 Pin (7x7) MLF	CY8C27643-24LFI	16	256	Yes	-40C to +85C	8	12	44	12	4	Yes
48 Pin (7x7) MLF (Tape and Reel)	CY8C27643-24LFIT	16	256	Yes	-40C to +85C	8	12	44	12	4	Yes

#### Table 5-1. CY8C27x43 PSoC Device Family Key Features and Ordering Information (continued)

## 5.1 Ordering Code Definitions

## CY 8 C 27 xxx-SPxx



# 6. Sales and Service Information



To obtain information about Cypress MicroSystems or PSoC sales and technical support, reference the following information or go to the section titled "Getting Started" on page 4 in this document.

### **Cypress MicroSystems**

2700 162nd Street SW Building D Lynnwood, WA 98037 Phone: 800.669.0557 Facsimile: 425.787.4641

Web Sites: Company Information – http://www.cypress.com Sales – http://www.cypress.com/aboutus/sales\_locations.cfm Technical Support – http://www.cypress.com/support/login.cfm

## 6.1 Revision History

#### Table 6-1. CY8C27x43 Data Sheet Revision History

Revision	ECN #	Issue Date	Origin of Change	Description of Change
*	127087	7/01/2003	New Silicon.	New document (Revision **).
'A	128780	7/29/2003	Engineering and NWJ.	New electrical spec additions, fix of Core Architecture links, corrections to some text, tables, drawings, and format.
B	128992	8/14/2003	NWJ	Interrupt controller table fixed, refinements to Electrical Spec section and Register chapter.
C	129283	8/28/2003	NWJ	Significant changes to the Electrical Specifications section.
Ď	129442	9/09/2003	NWJ	Changes made to Electrical Spec section. Added 20/28-Lead SOIC packages and pinouts.
Έ	130129	10/13/2003	NWJ	Revised document for Silicon Revision A.
'F	130651	10/28/2003	NWJ	Refinements to Electrical Specification section and I2C chapter.
G	131298	11/18/2003	NWJ	Revisions to GDI, RDI, and Digital Block chapters. Revisions to AC Digital Block Spec and miscella- neous register changes.
Ή	229416	See ECN	SFV	New data sheet format and organization. Reference the <i>PSoC Mixed Signal Array Technical Reference Manual</i> for additional information. Title change.
1	247529	See ECN	SFV	Added Silicon B information to this data sheet.

## 6.2 Copyrights and Code Protection

#### Copyrights

© Cypress MicroSystems, Inc. 2000 – 2004. All rights reserved. PSoC™, PSoC Designer™, and Programmable System-on-Chip™ are trademarks of Cypress MicroSystems, Inc. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

The information contained herein is subject to change without notice. Cypress MicroSystems assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress MicroSystems product. Nor does it convey or imply any license under patent or other rights. Cypress MicroSystems does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress MicroSystems products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress MicroSystems against all charges. Cypress MicroSystems products are not warranted nor intended to be used for medical, life-support, life-saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress MicroSystems.

#### Flash Code Protection

Note the following details of the Flash code protection features on Cypress MicroSystems devices.

Cypress MicroSystems products meet the specifications contained in their particular Cypress MicroSystems Data Sheets. Cypress MicroSystems believes that its family of products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress MicroSystems, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress MicroSystems nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Cypress MicroSystems is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress Micro-Systems are committed to continuously improving the code protection features of our products.



#### ООО "ЛайфЭлектроникс"

ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 3010181090000000703 БИК 044030703

Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

Мы предлагаем:

- Конкурентоспособные цены и скидки постоянным клиентам.
- Специальные условия для постоянных клиентов.
- Подбор аналогов.
- Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.
- Приемлемые сроки поставки, возможна ускоренная поставка.
- Доставку товара в любую точку России и стран СНГ.
- Комплексную поставку.
- Работу по проектам и поставку образцов.
- Формирование склада под заказчика.
- Сертификаты соответствия на поставляемую продукцию (по желанию клиента).
- Тестирование поставляемой продукции.
- Поставку компонентов, требующих военную и космическую приемку.
- Входной контроль качества.
- Наличие сертификата ISO.

В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- Регистрацию проекта у производителя компонентов.
- Техническую поддержку проекта.
- Защиту от снятия компонента с производства.
- Оценку стоимости проекта по компонентам.
- Изготовление тестовой платы монтаж и пусконаладочные работы.



Тел: +7 (812) 336 43 04 (многоканальный) Email: org@lifeelectronics.ru

### www.lifeelectronics.ru