## **General Description**

The MAX3956 is an 11.3Gbps, highly-integrated, lowpower transceiver with digital diagnostics monitoring (DDM) designed for next-generation Ethernet transmission systems. The receiver incorporates a limiting amplifier and loss-of-signal (LOS) circuit. The limiting amplifier features dual-path architecture optimizing the performance for signals up to 4.25Gbps and up to 11.3Gbps, respectively. The transmitter incorporates Maxim's proprietary DC-coupled laser driver interface and closed-loop control of laser average power. This part is optimized to enable 0.8W maximum power dissipation target of SFP+ MSA based modules.

The MAX3956 supports differential AC-coupled signaling with 50Ω termination at Rx input, Rx output, and Tx input. The Tx output is a DC-coupled 25Ω laser diode interface with dedicated pins for the laser anode (TOUTA) and the laser cathode (TOUTC).

An integrated 12-bit analog-to-digital converter (ADC) is utilized to provide digital monitors of internal/external temperature,  $V_{CC}$ , and received signal strength indication (RSSI). The MAX3956's digital monitors and the use of a 2-wire or 3-wire slave interface enables configuration through a digital-only microcontroller  $(\mu C)$ .

The MAX3956 operates from a single +3.3V supply and over a -40°C to +95°C temperature range and is available in a standard 5mm x 5mm, 32-pin TQFN-EP package.

## **Applications**

10GBASE-LR SFP+ Optical Transceivers

*[Ordering Information](#page-80-0) appears at end of data sheet.*

## **Benefits and Features**

Low Power Consumption

- Enables < 0.8W Total SFP+ Module Power **Dissipation**
- 380mW Typical IC Power Dissipation at 3.3V  $(I_{LD MOD} = 45mA, I_{BIAS} = 45mA)$

Flexibility

- Multirate up to 11.3Gbps (NRZ) Operation with Rate Select for 1.25Gbps to 4.25Gbps Operation
- Programmable Laser-Diode Modulation Current from 10mA to 85mA
- Programmable Tx Input Equalization and Rx Output **Deemphasis**

Safety and Monitoring

- Integrated Eye Safety Features with Maskable Fault and Interrupt Signal Generation
- Analog Monitors with Integrated 12-Bit ADC, Fully Supporting SFF-8472 DDM

Accurate Analog Measurements

- High-Accuracy Temperature, V<sub>CC</sub>, and RSSI **Sensors**
- Enables Use of Simple Digital-Only µC

## **Simplified Block Diagram**





## **Absolute Maximum Ratings**





Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these<br>or any other conditions beyond those in *device reliability.*

## **Package Thermal Characteristics (Note 1)**

TQFN

Junction-to-Ambient Thermal Resistance (θJA) ..........29°C/W Junction-to-Case Thermal Resistance (θJC)..............1.7°C/W

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to **[www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial)**.

## **Electrical Characteristics**



## **Electrical Characteristics (continued)**



## **Electrical Characteristics (continued)**



## **Electrical Characteristics (continued)**



## **Electrical Characteristics (continued)**



## **Electrical Characteristics (continued)**

(V<sub>CCX</sub> = V<sub>CCRO</sub> = V<sub>CCT</sub> = 2.85V to 3.47V, V<sub>CCTO</sub> = 2.97V to 3.47V, V<sub>GND</sub> = 0V, T<sub>A</sub> = -40°C to +95°C. Typical values are at V<sub>CCX</sub> = V<sub>CCRO</sub> = V<sub>CCT</sub> = V<sub>CCTO</sub> = 3.3V, 14Ω single-ended load for TOUTC/TOUTA, and T<sub>A</sub> = +25°C, unless otherwise noted. See Figure 1 for electrical setup.) (Note 2)



**Note 2:** Limits are 100% tested at T<sub>A</sub> = +25°C (and/or T<sub>A</sub> = +95°C). Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.

**Note 3:** Guaranteed by design and characterization.

**Note 4:** A repeating 27 PRBS + 72 zeros and 27 PRBS (inverted) + 72 ones pattern is used. Deterministic jitter is defined as the arithmetic sum of pulse-width distortion (PWD) and pattern-dependent jitter (PDJ). Source DJ is removed from the measurement.

**Note 5:** V<sub>RIN</sub> is 30mV<sub>P-P</sub> to 1.2V<sub>P-P</sub> differential amplitude, SET\_CML = 10d. Input data transition time 21ps (20% to 80%).

**Note 6:** LOS must not assert if the input data is invalid for less than 2.3µs. The LOS must assert, if the data is invalid for more than 80µs. The signal at the input will be switched between two amplitudes Signal\_ON, and Signal\_OFF. 1) Receiver operates at sensitivity level plus 1dB power penalty

A) Signal OFF = 0; Signal ON =  $(+8dB) + 10log(min$  assert level)

B) Signal\_ON = (+1dB) + 10log(max\_deassert\_level); Signal\_OFF = 0

2) Receiver operates at overload

 $Signal_OFF = 0$ ;  $Signal_ON = 1.2V_{P-P}$ .

**Note 7:** LOS hysteresis (10 × Log(VLOS-DEASSERT/VLOS-ASSERT)dB) is designed to be > 1.25dB for SET\_LOS[6:0] DAC code from 8d to 101d. LOS is characterized with a 2<sup>23</sup>-1 PRBS pattern for 11.3Gbps and a K28.5 pattern for 1.25Gbps operation

**Note 8:** Output of a TIA in case of loss of light, see Figure 7.

**Note 9:** I<sub>LD\_DC</sub> = I<sub>DC</sub> + 0.5 × I<sub>MOD</sub> × R/(50 + R), where I<sub>LD\_DC</sub> is the effective laser DC current, I<sub>DC</sub> is the DC DAC current, I<sub>MOD</sub> is the modulation DAC current, and R is the differential laser load resistance. Example: For R = 5Ω,  $I_{\text{LD-DC}} = I_{\text{DC}} + 0.045 \times$  $I_{\text{MOD}}$ . The required compliance range for VOUT, while Tx output is enabled, is V<sub>CCTO</sub> - 1V to V<sub>CCTO</sub> -  $\bar{2}$ V.

## **Electrical Characteristics (continued)**

 $(V_{CCX} = V_{CCRO} = V_{CCT} = 2.85V$  to 3.47V,  $V_{CCTO} = 2.97V$  to 3.47V,  $V_{GND} = 0V$ ,  $T_A = -40^{\circ}C$  to +95°C. Typical values are at  $V_{CCX} =$ V<sub>CCRO</sub> = V<sub>CCT</sub> = V<sub>CCTO</sub> = 3.3V, 14Ω single-ended load for TOUTC/TOUTA, and T<sub>A</sub> = +25°C, unless otherwise noted. See Figure 1 for electrical setup.) (Note 2)

- **Note 10:**I<sub>LD</sub> MOD = I<sub>MOD</sub> × 50/(50 + R), where I<sub>LD MOD</sub> is the effective laser modulation current, I<sub>MOD</sub> is the modulation DAC current, and R is the differential laser load resistance. Example: For R = 5Ω, I<sub>LD</sub> M<sub>OD</sub> = 0.91 × I<sub>MOD</sub>.
- **Note 11:**Stability is defined as  $[(\text{MEASURED}) (\text{IREFERENCE})/( \text{IREFERENCE})$  over the listed current/temperature range and V<sub>CCT</sub> =  $V_{CCX}$  =  $V_{CCRO}$  =  $V_{CCREF}$  ±5%,  $V_{CCREF}$  = 3.3V. Reference current measured at  $V_{CCREF}$  and  $T_{REF}$  = +25°C.
- **Note 12:**Stability is defined as [(IMEASURED) (IREFERENCE) over the listed temperature range and supply range. Reference current measured at  $V_{CC}$  = 3.3V and  $T_{REF}$  = +25°C.
- **Note 13:**Calibrated at room temperature by adjusting TSNS\_INT\_OFS[15:0] (TSNS\_INT\_SCL[15:0] unchanged from default value). In order to reduce the effect of self-heating the Rx and Tx circuitry are disabled. To minimize the reported error over the full temperature range, calibration is set such that the reported result is 2°C above ambient at room temperature. In the application, self-heating may introduce additional variation.
- **Note 14:**For open-drain configuration FAULT\_PU\_EN = 0 and LOS\_PU\_EN = 0. For CMOS output configuration FAULT\_PU\_EN = 1 and LOS\_PU\_EN = 1.
- **Note 15:** $C_b$  = total capacitance of one bus line in pF.

## **Typical Operating Characteristics**

( $V_{\text{CC}}$  = 3.3V, T<sub>A</sub> = +25°C, data pattern 2<sup>31</sup>-1 PRBS, unless otherwise noted.)



## **Typical Operating Characteristics (continued)**

( $V_{CC}$  = 3.3V, T<sub>A</sub> = +25°C, data pattern 2<sup>31</sup>-1 PRBS, unless otherwise noted.)











 $-40$   $100 M$ -35 -30 -25 -20 -15 -10 -5  $\mathbf 0$ 100 1000 10000 100000 M G G G **Tx OUTPUT DIFFERENTIAL RETURN LOSS vs. FREQUENCY** toc11

SDD22 (dB)

FREQUENCY (Hz)

**REPORTED RSSI CURRENT vs. FORCED RSSI INPUT CURRENT**



**Tx OUTPUT COMMON-MODE RETURN LOSS vs. FREQUENCY**



**EXTERNAL TEMPERATURE SENSOR ABSOLUTE ERROR** 



## **Typical Operating Characteristics (continued)**

( $V_{CC}$  = 3.3V,  $T_A$  = +25°C, data pattern 2<sup>31</sup>-1 PRBS, unless otherwise noted.)











**REPORTED BADC VOLTAGE vs. FORCED BADC VOLTAGE**



**Rx INPUT-BASED LOS THRESHOLD vs. SET\_LOS** 







## **Typical Operating Characteristics (continued)**

( $V_{CC}$  = 3.3V,  $T_A$  = +25°C, data pattern 2<sup>31</sup>-1 PRBS, unless otherwise noted.)





**Rx OUTPUT THROUGH 4.6dB CHANNEL LOSS AT 5GHz, 11.3Gbps, DEEMPHASIS = 4dB**





**Rx OUTPUT THROUGH 4.6dB CHANNEL LOSS AT 5GHz, 11.3Gbps, NO DEEMPHASIS**



**POR (P3VFLAG) ASSERT/DE-ASSERT vs. TEMPERATURE**



## **Pin Configuration**



## **Pin Description**

















*Figure 1. AC Electrical Test Schematic*



*Figure 2. Functional Diagram*

## **Detailed Description**

The MAX3956 combines a high-gain limiting amplifier, laser driver, and digital diagnostics monitoring (DDM). The limiting amplifier includes offset cancellation, programmable signal detect threshold, selectable bandwidth, and deemphasis. The laser driver includes automatic power-control (APC), laser current and power measurement capability, overcurrent limiting, and fault detection. A serial control interface enables an external controller to set all parameters necessary for operation and read all monitors and status indicators. The interface accepts either 2-wire or 3-wire protocol.

The features and performance are specifically designed to be compatible with low-cost microcontrollers to provide complete SFF-8472 functionality, including laser fault detection, diagnostics, and automatic power control. The MAX3956 includes all the logic required for laser protection, control loop operation, and monitor diode (MD) current measurement.

### **1.25Gbps to 11.3Gbps Limiting Amplifier Block Description**

### **Limiting Amplifier**

The limiting amplifier consists of a multistage-multipath amplifier, offset-correction circuit, loss-of-signal circuit, and output buffer. Its low noise and high gain optimize optical performance. Configuration options (LOS threshold, LOS polarity, output amplitude, output deemphasis, and data polarity) enhance layout flexibility and ROSA compatibility.

### **High-Speed Input Signal Path**

The inputs, RIN±, have an internal 100Ω differential termination and should be AC-coupled to the transimpedance amplifier.

### **Offset Cancellation**

The offset cancellation loop compensates for pulse-width distortion at RIN± and internal offsets. The default smallsignal low-frequency cutoff of the offset cancellation loop is 10kHz when AZ\_BW[1:0] is set to 01.

### **Loss-of-Signal Circuitry (LOS)**

The loss-of-signal circuitry detects the amplitude of the incoming signal and compares it against a programmable threshold, which is controlled by SET\_LOS[6:0]. The range of LOS assert is  $10 \text{mV}_{P-P}$  to  $121 \text{mV}_{P-P}$ . Changing the LOS threshold during operation (i.e., without executing a reset) does not cause a glitch or incorrect LOS output. The detector has 2dB of hysteresis to control chatter at the LOS output. The LOS output polarity is controlled by the LOS\_POL bit. The entire LOS circuit block can be disabled by setting  $LOS$   $EN = 0$ .

### **Output Drivers**

The ROUT± outputs are terminated with 50 $\Omega$  to V<sub>CCRO</sub>. The differential output level can be programmed between  $400$ mV<sub>P-P</sub> and  $1000$ mV<sub>P-P</sub> by the SET CML[4:0], and the output polarity can be inverted. The output can be disabled to its common-mode voltage either manually or automatically by an LOS condition (squelch through the SQ EN bit).

Deemphasis may be enabled to compensate for FR4 losses with a 10Gbps signal. If enabled, settings of 1dB, 2dB, 3dB, and 4dB deemphasis are available.

### **1.25Gbps to 11.3Gbps Laser Driver Block Description**

The laser driver consists of a high-speed differential input buffer, selectable input equalizer, polarity switch buffer, laser modulator and DC current generator, monitor diode input buffer with adjustable gain, APC loop circuitry, eyesafety monitors, and DISABLE pin.

### **Differential High-Speed Input Buffer with Programmable Equalization**

The TIN± inputs are internally biased and have a 100Ω differential termination. The first amplifier stage features a programmable equalizer, controlled by TX\_EQ, to compensate for high-frequency losses including the SFP connector. The TX\_POL bit controls the signal path polarity. An active AC input signal is indicated by TIN LOS.

### **Laser Modulator and DC Generator**

The laser modulator provides DC-coupled current into the cathode of the laser diode at the TOUTC pin. The modulation current amplitude is set by MODREG[8:0]. The modulation current DAC guarantees modulation amplitudes up to 85mA. The instantaneous compliance voltage for TOUTC is 0.6V to V<sub>CCTO</sub> - 1V and for TOUTA is  $V_{CCTO}$   $±1V$ .

The VOUT pin sinks DC current from the laser's cathode. The amplitude of the laser DC current is controlled by DCREG[9:0]. The laser DC current DAC guarantees values up to 57mA.

### **Monitor Diode Current Input Buffer**

The MDIN input stage has adjustable gain settings, allowing a large input signal range. The MDIN\_GAIN[2:0] bits set the transimpedance gain from 156Ω to 2496Ω in one octave steps.

### **Automatic Power Control Circuitry (APC)**

The MAX3956 contains circuitry to maintain constant optical power using feedback from the monitor diode. The SET\_APC register in conjuction with MDIN\_GAIN controls the set point for average laser power when APC operation is enabled.

### **DDM**

Digital diagnostics and monitoring is provided on the MAX3956. This includes internal and external temperature monitoring, Tx DC current reporting, Tx average current reporting, Tx output power reporting, RSSI, and internal supply voltage monitoring. The MAX3956, when combined with a digital-only µC, will provide compliance with SFF-8472 (Diagnostic Monitoring Interface for Optical Transceivers).

### **3-Wire Interface**

The MAX3956 implements a proprietary 3-wire digital slave interface. The 3-wire interface consists of an SDA bidirectional data line, an SCL clock signal input, and a CSEL chip-select input (active high). The external master initiates a data transfer by asserting the CSEL pin then generating a clock signal. All data transfers are most significant bit (MSb) first. See Figure 3 for more information.

### **Protocol**

Each single register operation consists of 16-bit transfers (15-bit address/data, 1-bit RWN). The bus master generates 16 clock cycles to SCL. All operations transfer 8 bits

# MAX3956 11.3Gbps Transceiver with DDM and DC-Coupled Laser Interface

to the MAX3956; the RWN bit determines if the cycle is read or write. See Table 1.

### **Write Mode (RWN = 0)**

Writing to a register requires two transactions: a write of 12h to the MODECTRL register to enter SETUP mode, followed by a write to the target address. For each transaction, the master generates 16 clock cycles at SCL. It outputs a total of 16 bits (MSb first) to the SDA line at the falling edge of the clock. The master closes the transmission by setting CSEL to 0. Figure 3 shows the 3-wire interface timing.

### **Read Mode (RWN = 1)**

The master generates 16 clock cycles at SCL in total. The master outputs a total of 8 bits (MSb first) to the SDA line at the falling edge of the clock. The SDA line is released after the RWN bit has been transmitted. The slave outputs 8 bits of data (MSb first) at the rising edge of the clock. The master closes the transmission by setting CSEL to 0. Figure 3 shows the 3-wire interface timing.

## **Table 1. 3-Wire Digital Communication Word Structure**





*Figure 3. 3-Wire Digital Interface Timing Diagram*



### **Table 2. Block Write Examples**

## **Table 3. MODECTRL Register Settings**



### **Block Write Mode (RWN = 0)**

The two different block write modes of operation are described in Table 2.

### **Block Read Mode (RWN = 1)**

The master initiates the block read mode by accessing any register address and setting the RWN bit to 1. The block read mode starts by stretching the CSEL interval beyond the 16 clock cycles, and it is exited automatically when the master has set CSEL to 0.



*Figure 4. Recommended 3-Wire Implementation Using a Generic Microcontroller*

### **Mode Control**

The MAX3956 contains more than 128 registers, which exceeds the addressability of a 7-bit number. So it has two pages (Page 0 and Page 1) that contain all the registers. To write to or read from either page, the page must first be selected by writing to the MODECTRL register: 81h to access page 0, 55h to access page 1. Once a page has been selected any further writes or reads will access that page until the MODECTRL is written to the new page. The default page upon POR is page 1.

Setup mode allows the master to write data into any register except the status registers and read-only registers. To enter the setup mode, 12h is written to the MODECTRL register. The next operation is unrestricted to any writable register. The setup mode is automatically exited after the next operation is finished. This sequence must be repeated if further register writes are necessary.

To speed up the laser control by a factor of 2, the MODINC, DCINC, and APCINC registers can be updated without writing SETUP mode to MODECTRL.

Fault-clear mode allows the clearing of the fault latch, and restarts operation of the device. It is activated by writing 68h to the MODECTRL register.

### **2- Wire Communication**

### **2**-**Wire Definition**

The following terminology is commonly used to describe 2-Wire data transfers.

**Master Device:** The master device controls the slave devices on the bus. The master device generates SCL clock pulses and START and STOP conditions.

**Slave Devices:** Slave devices send and receive data at the master's request.

**Bus Idle or Not Busy**: Time between STOP and START conditions when both SDA and SCL are inactive and in their logic-high states.

**START Condition:** A START condition is generated by the master to initiate a new data transfer with a slave. Transitioning SDA from high to low, while SCL remains high, generates a START condition. See Figure 5 for applicable timing.

**STOP Condition:** A STOP condition is generated by the master to end a data transfer with a slave. Transitioning SDA from low to high, while SCL remains high, generates a STOP condition. See Figure 5 for applicable timing.

**Repeated START Condition:** The master can use a repeated START condition at the end of one data transfer to indicate that it will immediately initiate a new data transfer following the current one. Repeated STARTs are commonly used during read operations to identify a specific register address to begin a data transfer. A repeated START condition is issued identically to a normal START condition. See Figure 5 for applicable timing.

**Bit Write:** Transitions of SDA must occur during the low state of SCL. The data on SDA must remain valid and unchanged during the entire high pulse of SCL plus the setup and hold time requirements (Figure 5). Data is shifted into the device during the rising edge of the SCL.

**Bit Read:** At the end a write operation, the master must release the SDA bus line for the proper amount of setup time before the next rising edge of SCL during a bit read. The device shifts out each bit of data on SDA at the falling edge of the previous SCL pulse and the data bit is valid at the rising edge of the current SCL pulse. Remember that the master generates all SCL clock pulses, including when it is reading bits from the slave.

**Acknowledgement (ACK and NACK):** An acknowledgement (ACK) or not-acknowledge (NACK) is always the 9th bit transmitted during a byte transfer. The device receiving data (the master during a read or the slave during a write operation) performs an ACK by transmitting a zero during the 9th bit. A device performs a NACK by transmitting a one during the 9th bit. Timing for the ACK and NACK is identical to all other bit writes (Figure 5). An ACK is the acknowledgment that the device is properly receiving data. A NACK is used to terminate a read sequence or as an indication that the device is not receiving data.

**Byte Write:** A byte write consists of 8 bits of information transferred from the master to the slave (most significant bit first) plus a 1-bit acknowledgement from the slave to the master. The 8 bits transmitted by the master are done according to the bit write definition and the acknowledgement is read using the bit read definition.



*Figure 5. 2-Wire Timing Diagram*

**Byte Read:** A byte read is an 8-bit information transfer from the slave to the master plus a 1-bit ACK or NACK from the master to the slave. The 8 bits of information that are transferred (most significant bit first) from the slave to the master are read by the master using the bit read definition, and the master transmits an ACK using the bit write definition to receive additional data bytes. The master must NACK the last byte read to terminate communication so the slave returns control of SDA to the master.

**Slave Address Byte:** Each slave on the 2-wire bus responds to a slave address byte sent immediately following a START condition. The slave address byte contains the slave address in the most significant 7 bits and the  $R/\overline{W}$  bit in the least significant bit. The MAX3956 responds to the slave address 46h.

The part contains more than 128 registers, which exceeds the addressability of a 7-bit number. So it has two pages (page 0 and page 1) that contain the registers. To write to or read from either page, the page must first be selected by writing to the MODECTRL register: 81h to access page 0, 55h to access page 1. Once a page has been selected any further writes or reads will access that page until MODECTRL is written with a new page. The default page upon POR is page 1.

### **2**-**Wire Protocol**

See Figure 6 for an example of 2-wire timing.

**Writing a Single Byte to the MAX3956:** The master must generate a START condition, write the slave address byte, write  $R/\overline{W}$  = 0, write the MODECTRL address, write 12h (Setup), and generate a STOP condition. This prepares the MAX3956 for a write. Then the master must generate a START condition, write the slave address byte, write  $R/\overline{W}$  = 0, write the register address, write the byte of data, and generate a STOP condition. Remember that the master must read the slave's acknowledgement during all byte write operations.



 *Figure 6. Example 2-Wire Timing*

**Writing Multiple Bytes to the MAX3956:** To write multiple bytes to a slave, the master must generate a START condition, write the slave address byte, write  $R/\overline{W} = 0$ , write the MODECTRL address, write 12h (Setup), and generate a STOP condition. Then the master must generate a START condition, write the slave address byte, write  $R/\overline{W}$  = 0, write the register address, write multiple data bytes, and generate a STOP condition. The device writes multiple bytes with this second write transaction. This is internally controlled by an address counter that allows data to be written to consecutive addresses without transmitting a register address before each data byte is sent. The address counter limits the write to one page.

For example: A 3-byte write starts at address 06h and writes three data bytes (11h, 22h, and 33h) to three consecutive addresses. The result is that addresses H0x06, H0x07, H0x08 would contain 11h and 22h, and 33h respectively.

The APCINC, MODINC, and DCINC registers are the only registers in the device that do not require 12h (Setup) to be written to MODECTRL before writing to these registers. This allows quicker adjustments of these registers.

**Writing to the APCINC, MODINC, or DCINC register**: The master must generate a START condition, write the slave address byte, write  $R/\overline{W} = 0$ , write the address, write the byte of data, and generate a STOP condi-

## MAX3956 11.3Gbps Transceiver with DDM and DC-Coupled Laser Interface

tion. Remember that the master must read the slave's acknowledgement during all byte write operations.

## **Design Procedure**

### **Load Factory Calibration Constants**

Upon power-up, after POR has deasserted, the microcontroller must load the individually programmed calibration constants into the calibration registers. This is accomplished by five write commands shown below:

WRITE: 55h to H0x00 WRITE: 34h to H0x00 WRITE: 01h to H0x7A WRITE: 34h to H0x00 WRITE: 03h to H0x7A

### **Power-On-Reset (POR)**

A power-on-reset circuit provides proper startup sequencing and ensures that the laser is off while the supply voltage is ramping or below a specified threshold ( $\approx$  2.55V). The serial interface can also be used to command a manual reset at any time by setting SOFT RESET = 1, which is identical to a power-on reset. When using SOFT RESET, the MAX3956 transmitter must first be disabled, either by the DISABLE pin, by setting  $TXEN = 0$ , or by setting XCVR\_EN = 0. Either power-on or SOFT\_RESET requires approximately 150µs to complete. POR sets all



*Figure 7. Limiting Amplifier Block Diagram*

registers to their defaults. The recommended POR procedure is as follows:

- Because the POR is routed to both the FAULT and INTRPT pins, the µC should monitor one of these for POR detection in the case of a power-supply brownout issue.
- If FAULT is used by the  $\mu$ C to detect a MAX3956 POR event, a pullup resistor should be used on this pin. This is because FAULT defaults to open drain upon POR.
- Upon POR event detection, the controller initiates 2-wire or 3-wire communication with MAX3956 by repeatedly reading out the TOPSTAT register until the 1-to-0 transition occurs for both PORD and P3VFLAG.
- Once the POR flags have cleared, repeatedly read the TXSTAT1 register until the Tx status flags have cleared. Write a fault clear (68h) to the MODECTRL register to clear any startup related faults.
- Controller writes commands to load calibration constants into calibration registers then writes/initializes all applicable registers.

### **1.25Gbps to 11.3Gbps Receiver Details**

Figure 7 is a block diagram of the MAX3956 receiver circuitry. It includes the offset-correction block, LOS block, high-bandwidth/low-bandwidth paths, input and output stages, and output deemphasis.

### **Offset-Correction Circuitry**

The offset-correction circuitry is provided to remove PWD at RIN± and offsets caused by intrinsic mismatch within the amplifier stages. The bandwidth of the offset-correction loop is adjustable and is set by AZ\_BW[1:0]. Table 4 shows the small-signal cutoff frequency for each setting.

### **LOS Circuitry**

The LOS block detects the differential amplitude of the input signal and compares it against a preset threshold controlled by the 7-bit SET\_LOS register. The LOS assert threshold is approximately  $1.2$ mV<sub>P-P</sub> × SET\_LOS[6:0]. The LOS deassert level is approximately 1.6 times the assert level to avoid LOS chatter. The recommended minimum setting is SET\_LOS[6:0] = 8d.

### **LOS Output Masking**

The LOS output masking feature masks false input signals that can occur after a loss-of-light event in a fiberoptic link. These false input signals, caused by some transimpedance amplifier implementations, can corrupt the LOS output and cause system-level link diagnostic errors.

The LOS output masking time can be programmed from 0 to 4.6ms in 36µs steps using the LOS\_MASKTIME[6:0] register. The output mask timer is initiated on the first "0" to "1" LOS signal transition and prevents any further changes in the LOS output signal until the end of the programmed LOS timing period. The LOS output masking time should be carefully chosen to extend beyond any expected input glitch. See Figure 8.

## **Table 4. Offset-Correction Loop Cutoff Frequency**





*Figure 8. LOS Output Masking*



### **Receiver Path Selection and Bandwidth Modes**

Table 5 shows the settings for the receiver paths and bandwidth selection modes.

### **Rx Output Stage**

The CML output is optimized for a differential 100Ω load and can be squelched to its common-mode voltage manually or by the internal LOS status. Table 6 shows the output modes for various conditions/settings.

Deemphasis is included to compensate for FR4 loss at 10Gbps and is set by the SET RXDE[2:0] bits. Figure 9 illustrates the effects of deemphasis on the output waveform.



## **Table 5. Receiver Path Selection and -3dB Bandwidth Setting Modes**



### **Table 6. ROUT Enable/Disable Mode**



## **Table 7. ROUT Amplitude Range and Resolution (Typical, RSEL + RATE\_SEL = 1)**



### **1.25Gbps to 11.3Gbps Laser Driver**

The MAX3956 contains a DC-coupled laser driver designed to drive 5Ω to 10Ω TOSAs from 1.25Gbps to 11.3Gbps. It contains an input buffer with programmable equalization, DC current and modulation current DACs, output driver, and eye safety circuitry. A 2-wire or 3-wire digital interface is used to control these functions.

### **Programmable Input Equalization**

When operating at 10Gbps, connector and FR4 losses can be significant enough to increase jitter. To compensate for these losses the MAX3956 has adjustable input equalization as shown in Table 8. When TX EQ  $\neq$  00, the equalizer has an optimized range of  $190 \text{mVp}_P$  to 700m $V_{P-P}$  differential at TIN $\pm$ .

### **Laser DC Current DAC**

The DC current from the MAX3956 is optimized to provide up to 57mA of DC current into a 5Ω to 10Ω laser load with 58.5μA resolution. The current is controlled through the 2-wire or 3-wire interface using the APC loop or by openloop control. While the transmitter is enabled, the compliance voltage at VOUT is  $V_{\text{CCTO}}$  - 1V to  $V_{\text{CCTO}}$  - 2V.

Effective DC current seen by the laser  $(I_{\rm BIAS})$  is actually the combination of the DC DAC current generated by the DCREG register (I<sub>DC</sub>), MODREG register (I<sub>MOD</sub>) and laser load (R). It is calculated by the formula:

> IDC ≡ DC DAC Current  $I_{DC}$  = (DCREG[9:0] + 12) × 58.5µA  $I_{LD\ DC}$  =  $I_{DC}$  + 0.5 ×  $I_{MOD}$  × R/(50 + R)  $I_{BIAS} = I_{LD}$  DC +  $I_{LD}$  MOD/2

If the written value of DCREG[9:2] exceeds DCMAX[7:0], the DC\_OVFL warning flag is set and DCREG[9:2] remains unchanged. If an attempt is made to set the DCREG to be less than 0, an underflow warning bit, DC\_UDFL will flag.

### **APC Operation**

The automatic power control loop (APC) automatically adjusts DC laser current to maintain constant average current at the MDIN pin. The desired average current at the MDIN pin is set by the SET\_APC register in conjunction with the MDIN\_GAIN value. The MAX3956 measures the high peak and low peak of the MDIN current which represent the P1 and P0 levels of the optical power. These levels are held in the MD1REG and MD0REG registers respectively. The APC loop will increase/decrease DC laser current to make the following equation true:

## MAX3956 11.3Gbps Transceiver with DDM and DC-Coupled Laser Interface

### SET\_APC[7:0] = MD1REG[15:8] + MD0REG[15:8]

When the APC loop is closed, the average MDIN current will be related to SET\_APC and MDIN\_GAIN by the following equation:

### $I_{MDIN-AVG}$  = SET\_APC[7:0] × 1.22mV/MDIN\_GAIN

The largest step size the APC circuitry can apply to DCREG[9:0] is determined by DCINC[4:0]. So if DCINC = 1 then the APC can only increase or decrease DCREG[9:0] by 1 LSb per loop calculation. If DCINC[4:0] = 0, then the APC loop is frozen.

### **Flowchart for Setting Up APC Operation**

Figure 10 explains the procedure for setting up APC operation on the MAX3956 and Figure 11 shows the optical power for each step in the flowchart process.

### **Open Loop Control of DC Laser Current**

To control the DC DAC current manually (not using the APC loop), the APC\_EN bit must be set to 0. DCREG controls the DC DAC current. DCREG cannot be directly written to but can be adjusted by writing to DCINC or SET\_DC (if IBUPDT\_EN=1). Setting IBUPDT\_EN = 1 allows writes to SET\_DC[7:0] to automatically transfer to DCREG[9:2]. The 2 LSb (bits 1 and 0) of DCREG are initialized to zero after POR and can be updated using the DCINC register. The DCMAX register limits the maximum DCREG[9:2] DAC code.

After initialization, the value of the DCREG register should be updated using the DCINC register. This optimizes cycle time and enhances laser safety. The DCINC[4:0] contains increment information in two's complement notation. Increment values range from -16 to +15 LSbs.

### **Laser Modulation Current DAC**

The modulation current from the MAX3956 is optimized to provide up to 85mA of modulation current into a 5Ω laser load with 234μA resolution. The modulation current is controlled through the 2-wire/3-wire digital interface using the SET\_DC, MODMAX, and MODINC. Effective modulation current seen by the laser is actually the combination

## **Table. 8 Tx Input Equalization Control**





*Figure 10. APC Setup Flowchart*



*Figure 11. Example of Optical Power During APC Setup*

of the DAC current generated by the SET\_MOD register  $(I_{\text{MOD}})$  and laser load (R). It is calculated by the formula:

 $I_{MOD}$  ≡ MOD DAC Current

 $I_{MOD} = (SET_MOD[8:0] + 16) \times 234 \mu A$ 

ILD MOD = IMOD × 50Ω/(RLASER + 50Ω)

### **Control of Laser Modulation Current DAC**

MODREG controls the modulation DAC current and cannot be written to directly, but it can be adjusted by writing to MODINC or SET MOD (if IMUPDT EN=1). Setting IMUPDT  $EN = 1$  allows writes to SET\_MOD[7:0] to automatically transfer to MODREG[8:1]. The LSb of MODREG is initialized to zero after POR and can be updated using the MODINC register. The MODMAX register limits the maximum MODREG[8:1] DAC code.

### **MODINC Usage**

After initialization the value of the SET\_MOD DAC register should be updated using the MODINC register to optimize cycle time and enhance laser safety. The MODINC register is an 8-bit register where the first 5 bits contain the increment information in two's complement notation. Increment values range from -16 to +15 LSbs. If the updated value of SET\_MOD[8:1] exceeds MODMAX[7:0], the MOD\_OVFL warning flag is set and SET\_MOD[8:1] remains unchanged. If an attempt is made to set the overall modulation DAC code to be less than 0 by using a combination of SET\_MOD register and MODINC register it will cause an underflow warning bit MOD\_UDFL.

## MAX3956 11.3Gbps Transceiver with DDM and DC-Coupled Laser Interface

### **Eye Safety and Output Control Circuitry**

There are several fault indicators associated with certain pins on the MAX3956, see Figure 13. If the voltage at the pin can cause an eye safety concern, then a fault is created and the TX output can be shut off. There is also a status indicator bit associated with each kind of fault condition. The MAX3956 has the capability to keep the transmitter active even if there is a fault condition by masking that fault condition. The status register bits will always flag a fault condition even if the actual fault is masked. When the fault is masked the FAULT pin voltage remains low even when there is a fault condition.

### **DDM**

The MAX3956 integrates the monitoring functions required to implement an SFP system, and when combined with a simple digital-only µC the system can comply with the SFF-8472 MSA. It may be desirable for the µC to implement averaging of the DDM results. Table 10 indicates the ADC registers related to DDM.

### **Transceiver Temperature**

The MAX3956 reports both the internal die temperature as well as the external board temperature (requires discrete pnp for sensing). Either may be used to support DDM reporting, however the internal die temperature is subject to self-heating. Programmable scale and offset factors allow the user to fine-tune the reported results. Figure 14 shows how the scale and offset are applied to the raw temperature data. The MAX3956 reporting format is consistent with the SFF-8472 reporting requirements.



*Figure 12. Laser Current Graph*



*Figure 13. Eye Safety Circuitry*

## **Table 9. Circuit Response to Single-Point Faults**



**Note 12:** Normal operation—does not affect the laser power.

**Note 13:** Pin functionality might be affected, which could affect laser power/performance.

**Note 14:** Supply-shorted current is assumed to be primarily on the circuit board (outside this device) and the main supply is collapsed by the short.

**Note 15:** Redundant path. Normal in functionality but performance could be affected.

**Note 16:** Depending on mask settings this condition can create a fault and shut down the Tx output. Default mask settings used for Table 9.

Warning: Shorted to V<sub>CC</sub> or shorted to ground on some pins can violate the Absolute Maximum Ratings.

The external temperature may be measured using a discrete PN junction. The MMBT3906 pnp transistor is recommended. For measuring temperatures above +85°C, the BF550 pnp transistor is recommended. During normal operation a current is sourced from the TSNS pin and TGND is internally shorted to ground, so that the baseemitter voltage of the PNP transistor can be measured and the temperature calculated (see Figure 15). The MAX3956 automatically removes the effect of parasitic resistance in series with the sense diode, allowing flexibility in the placement of the diode.

### **Internally Measured Supply Voltage**

The MAX3956 reports the voltages of the  $V_{CCX}$ ,  $V_{CCT}$ , and V<sub>CCTO</sub> pins. The result from the MAX3956 is not formatted per SFF-8472 requirements, so the µC must format the data.

The supply voltage results are 12 bits, with a full-scale range of 4.656V. SFF-8472 specifies that the supply voltage be reported as a 16-bit number with  $LSB = 100 \mu V$ , so the result of the MAX3956 must be scaled by 1.137mV/ 100 $\mu$ V = 11.37 in the  $\mu$ C.

### **Tx DC Current**

The transmit DC value, DDM\_TXRPT[11:0], is a calculation based on the laser DC current and the laser modulation current. Due to the laser and external tuning network, a small portion of the modulation adds to the DC current. It is shown as  $I_{\text{LD-DC}}$  in Figure 12. This value is located in the DDM\_TXRPT[11:0] register (when DDM\_TXRPT\_ SEL is set to 0) and is calculated as:

## MAX3956 11.3Gbps Transceiver with DDM and DC-Coupled Laser Interface

Tx DC Current =  $DDM_TXRPT[11:0] = I_{DC} + I_{MOD}/12.8$ where:

 $I_{\text{DC}}$  = (DCREG[9:0] + 12) × 58.5µA

 $I_{MOD}$  = (MODREG[8:0] + 16) × 234µA

The LSb size of DDM TXRPT[11:0] is 58.5µA. The maximum value of DDM\_TXRPT[11:0] is 1199d (70.1mA), while the minimum value is 17d (1mA).

**NOTE:** The register DDM\_TXRPT[11:0] can take on the value of Tx DC or Tx average. To select Tx DC, set the DDM\_TXRPT\_SEL bit to 0.

When the DDM\_TX\_SHDN bit is high, the DDM\_TXRPT values (whether Tx DC or Tx average) are invalid and held at last value before the transmitter was disabled. This includes disable by means of POR, fault, DISABLE pin, TX  $EN = 0$ , or XCVR  $EN = 0$ .

### **Tx Average Current**

The transmit average current is a calculation based on the laser DC current and the laser modulation current. It is shown as  $I<sub>BIAS</sub>$  in Figure 12. This value is located in the DDM\_TXRPT[11:0] register (when DDM\_TXRPT\_SEL is set to 1) and calculated as:

Tx Average Current = DDM\_TXRPT[11:0]

$$
= I_{DC} + 0.484 \times I_{MOD}
$$

where,

$$
I_{DC} = (DCREG[9:0] + 12) \times 58.5 \mu A
$$

$$
I_{MOD} = (MODREG[8:0] + 16) \times 234 \mu A
$$



*Figure 14. DDM Temperature Scale and Offset*

The LSb size of DDM\_TXRPT[11:0] is 58.5µA. The maximum value of DDM\_TXRPT[11:0] is 2055d (120.2mA), while the minimum value is 43d (2.5mA).

**NOTE:** The register DDM\_TXRPT[11:0] can take on the value of Tx DC or Tx average. To select Tx average, set the DDM\_TXRPT\_SEL bit to 1.

When the DDM\_TX\_SHDN bit is high, the DDM\_TXRPT values (whether Tx DC or Tx average) are invalid and held at last value before the transmitter was disabled. This includes disable by means of POR, fault, DISABLE pin,  $TX$   $EN = 0$ , or  $XCVR$   $EN = 0$ .

### **Tx Output Power**

The transmit power register value, DDM\_TXP[11:0], is a measure of the monitor diode current at the MDIN pin. To convert the register value to the actual Tx Power, use the following equation:

 $P_{AVG}$  = (DDM\_TXP[11:0] × 977nA)/K<sub>MD</sub>

where  $K_{MD}$  is the laser diode to monitor diode gain in A/W.

## MAX3956 11.3Gbps Transceiver with DDM and DC-Coupled Laser Interface

The DDM TXP value is updated when the automatic power control ADC completes its averaging of 32 (MDAVG\_CNT=0) or 256 (MDAVG\_CNT=1) samples. These samples occur every 100ns while the transmitter is on, so DDM\_TXP updates occur at every 256  $\times$  100ns = 25.6µs when MDAVG\_CNT=1.

The maximum value of DDM\_TXP[11:0] is 4080d, while the minimum value is 32d.

### **Rx Optical Power**

The MAX3956 reports the RSSI input current. The conversion between RSSI current and input optical power must be handled within the µC. For PIN diode receivers a simple linear scaling factor may be all that is needed to convert between RSSI current and optical power.

### **RSSI Interface**

The RSSI pin is an ADC input used to measure RSSI current from the TIA. For optimum power-supply rejection it is recommended to connect 100pF in series with  $5Ω$ between the RSSI pin and GND.

The RSSI pin voltage is regulated to 1.62V as shown in Figure 16. The input stage is designed to only sink



## **Table 10. DDM Register Descriptions (Note 17)**

Note 17: Read both the upper and lower registers in a single block read.

Note 18: Unsigned result.

Note 20: Upper byte is signed two's complement (-128 to +127), and lower byte is unsigned fractional (0 to 255/256).

Note 21: The result may be toggled between Laser DC current and Laser Average current using the DDM\_TXRPT\_SEL bit.

Note 19: Unsigned result. Results for negative inputs will be clamped to 00h.
current. The RSSI will flag an interrupt (DDM\_RSSI\_LO\_ FAIL) if current is pulled out of this pin.

### **Signal Loopback**

For testing purposes, the Tx input signal can be routed to the Rx output (TIN± to ROUT±). Likewise, the Rx input signal can be routed to the laser output (RIN± to TOUTA/ TOUTC). When engaging loopback of TIN to ROUT, be aware that if Rx squelching is enabled there needs to be an active signal at RIN for ROUT to be enabled. Similarly, if the Tx squelch mode is enabled, there needs to be a signal at TIN for TOUTA/TOUTC to be enabled. See Figure 17.

### **Tx Fault, Transmitter Enable, Interrupt, and TOPSTAT Logic**

### **Tx Fault Logic**

The Tx fault logic provides detection of transmitter faults with fault indication bits located in the TXSTAT1 and TXSTAT2 registers. Any of the individual faults can be masked using the FMSK1 and FMSK2 registers.

Any fault indication bit, if masked, will flag but will not create a fault condition. When a fault condition occurs and is not masked, the transmitter will shut down unless masked by FMSK\_TXFLT. To restart the transmitter after a shutdown has occurred, the source of the fault must be removed and either the DISABLE pin is toggled or the



## MAX3956 11.3Gbps Transceiver with DDM and DC-Coupled Laser Interface

MODECTRL register has 68h written to it. The fault logic is shown in Figure 18.



*Figure 15. External Temperature Sense Circuit*



*Figure 16. RSSI Circuitry Figure 17. Loopback Block Diagram*







*Figure 19. Transmitter Enable Logic*

### **Transmitter Enable Logic**

The requirements for the transmitter to be enabled are shown in Figure 19. "Startup complete" is a delay that allows the on-chip systems to become stable after powerup and is typically 100µs.

### **Interrupt Programmable Logic**

INTRPT is a programmable pin that provides a trigger for real-time monitoring of internal status bits. Status registers RXSTAT, TXSTAT1, TXSTAT2, TXSTAT3, TXSTAT4, and DDMSTAT23 contain the bits that generate interrupt signals. Each of the bits in these registers can be individually masked if desired. If masked, the bit will still flag upon detection of its flag condition but the flag will not propagate to the INTRPT pin or the TOPSTAT register. Additional interrupts are POR and if unflagged, Tx fault. The interrupt logic is shown in Figure 20.

### **TOPSTAT Logic**

Status registers RXSTAT, TXSTAT1, TXSTAT2, TXSTAT3, TXSTAT4, and DDMSTAT23 feed the TOPSTAT register along with signals Tx fault, P3V sense, and POR. TOPSTAT bits PORD and P3VFLAG will be set to "1" after power-up or a POR event. These bits are "sticky" therefore need to be read to be cleared. The TOPSTAT logic diagram is shown in Figure 21.



*Figure 20. Interrupt Logic*



*Figure 21. TOPSTAT Logic*

The following are two different ways for using TOPSTAT:

Using the INTRPT pin

- Mask any undesired flags
- When INTRPT asserts, read TOPSTAT to narrow down the flag source. The flagged TOPSTAT bit indicates the type of interrupt flagged (APC, DDM, etc…) and which "STAT" register(s) must be read to locate the source of the flag, see Figure 21.
- Read the register(s) that triggered the TOPSTAT bit that is flagged. The individual source of the flag will remain flagged in the STAT register until it is read.

Not using the INTRPT Pin

- Mask any undesired flags
- Periodically read TOPSTAT to determine if any interrupts have flagged.
- If a TOPSTAT bit has flagged, read the register $(s)$ responsible for triggering that TOPSTAT bit to determine the specific source of the flag.



### **Table 11. Registers and Addresses for PAGE 0**



## **Table 11. Registers and Addresses for PAGE 0 (continued)**

### **Register Descriptions**

### **MAX3956 Mode Control Register (MODECTRL), Address: H0x00 (Page Independent)**



### **DDM Control Register (DDMCTRL1), Address: H0x3F (Page 0)**



## **DDM Control Register (DDMCTRL2), Address: H0x40 (Page 0)**



## **DDM Control Register (DDMCTRL3), Address: H0x41 (Page 0)**



## **DDM Control Register (DDMCTRL4), Address: H0x42 (Page 0)**



## **DDM Control Register (DDMCTRL5), Address: H0x43 (Page 0)**



## **DDM Control Register (DDMCTRL6), Address: H0x44 (Page 0)**



## **DDM Control Register (DDMCTRL7), Address: H0x45 (Page 0)**



## **DDM Control Register (DDMCTRL8), Address: H0x46 (Page 0)**



## **DDM Control Register (DDMCTRL9), Address: H0x47 (Page 0)**





## **Calibration Register (CALREG1), Address: H0x49 (Page 0)**



Factory-calibrated register. Do not overwrite. Calibration constants must be loaded after POR. See Load Factory Calibration Constants.

### **Calibration Register (CALREG2), Address: H0x4A (Page 0)**



Factory calibrated register. Do not overwrite. Calibration constants must be loaded after POR. See Load Factory Calibration Constants.

### **Calibration Register (CALREG3), Address: H0x4B (Page 0)**



Factory-calibrated register. Do not overwrite. Calibration constants must be loaded after POR. See Load Factory Calibration Constants.

### **Calibration Register (CALREG4), Address: H0x4C (Page 0)**



Factory-calibrated register. Do not overwrite. Calibration constants must be loaded after POR. See Load Factory Calibration Constants.

## **Calibration Register (CALREG5), Address: H0x4D (Page 0)**



Factory-calibrated register. Do not overwrite. Calibration constants must be loaded after POR. See Load Factory Calibration Constants.

## **Receiver Control Register (RXCTRL1), Address: H0x4E (Page 0)**





## **Receiver Control Register (RXCTRL2), Address: H0x4F (Page 0)**





## **Receiver Control Register (RXCTRL3), Address: H0x50 (Page 0)**





## **Receiver Control Register (RXCTRL4), Address: H0x51 (Page 0)**





## **Receiver Control Register (RXCTRL5), Address: H0x52 (Page 0)**





## **Receiver Control Register (RXCTRL6), Address: H0x53 (Page 0)**





## **Receiver Control Register (SET\_CML), Address: H0x55 (Page 0)**





### **Receiver Control Register (RXCTRL7), Address: H0x56 (Page 0)**





## **Receiver Control Register (LOS\_MASKTIME), Address: H0x58 (Page 0)**





## **Transmitter Control Register (TXCTRL1), Address: H0x59 (Page 0)**





## **Transmitter Control Register (TXCTRL2), Address: H0x5A (Page 0)**





## **Fault Mask Control Register (FMSK1), Address: H0x5C (Page 0)**



The FMSK1 register sets mask bits preventing individual events to latch fault at FAULT pin.



## **Fault Mask Control Register (FMSK2), Address: H0x5D (Page 0)**



The FMSK2 register sets mask bits preventing individual events to latch fault at FAULT pin.



## **Interrupt Mask Control Register (INTMSK1), Address: H0x5E (Page 0)**



The INTMSK1 register sets mask bits preventing individual events to latch interrupt at INTRPT pin.



### **Interrupt Mask Control Register (INTMSK2), Address: H0x5F (Page 0)**



## **Interrupt Mask Control Register (INTMSK3), Address: H0x60 (Page 0)**



The INTMSK3 register sets mask bits preventing individual events to latch interrupt at INTRPT pin.



## **Interrupt Mask Control Register (INTMSK4), Address: H0x61 (Page 0)**



The INTMSK4 register sets mask bits preventing individual events to latch interrupt at INTRPT pin.



## **Interrupt Mask Control Register (INTMSK5), Address: H0x62 (Page 0)**



The INTMSK5 register sets mask bits preventing individual events to latch interrupt at INTRPT pin.



## **Interrupt Mask Control Register (INTMSK6), Address: H0x63 (Page 0)**



The INTMSK6 register sets mask bits preventing individual events to latch interrupt at INTRPT pin.



## **Tx to Rx Loopback Control Register (TOPCTRL1), Address: H0x67 (Page 0)**



The TOPCTRL1 register enables signal loopback from the Tx input to the Rx output.



### **Rx to Tx Loopback Control Register (TOPCTRL2), Address: H0x68 (Page 0)**



The TOPCTRL2 register enables signal loopback from the Rx input to the Tx output.



## **Table 12. Registers and Addresses for PAGE 1**





## **Table 12. Registers and Addresses for PAGE 1 (continued)**

## **Transmitter Control Register (TXCTRL3), Address: H0x01 (Page 1)**





## **Transmitter Control Register (TXCTRL4), Address: H0x02 (Page 1)**





## **Transmitter Control Register (TXCTRL5), Address: H0x0A (Page 1)**





## **Transmitter Control Register (TXCTRL6), Address: H0x0B (Page 1)**





## **Maximum DC-Current Register (DCMAX), Address: H0x0C (Page 1)**



The DCMAX register limits the maximum digital code setting in DCREG current DAC control register.



## **Maximum Modulation-Current Register (MODMAX), Address: H0x0D (Page 1)**



The MODMAX register limits the maximum digital code setting in MODREG current DAC control register.



## **Initial or Open-Loop DC Current Register (SET\_DC), Address: H0x0E (Page 1)**



The SET\_DC register set the initial or open-loop laser DC current.



## **Modulation Current Register (SET\_MOD), Address: H0x0F (Page 1)**



The SET\_MOD register sets modulation current.



## **DC Current Increment Register (DCINC), Address: H0x10 (Page 1)**



The DCINC register increments/decrements code in DCREG DAC control register as described below.



## **Modulation Increment Register (MODINC), Address: H0x11 (Page 1)**



The MODINC register increments/decrements code in MODREG DAC control register as described below.



### **Average MD Current Target Register (SET\_APC), Address: H0x12 (Page 1)**



The SET\_APC register sets the average laser power for the APC loop (see the *Design Procedure* section for more information).



## **APC Increment Register (APCINC), Address: H0x13 (Page 1)**



The APCINC register increments/decrements the SET\_APC register.



## **Transmitter Control Register (TXCTRL7), Address: H0x14 (Page 1)**





## **Transceiver Control Register (TOPCTRL3), Address: H0x15 (Page 1)**





## **DC Current DAC Readback Register (DCREG), Address: H0x16 (Page 1)**



The DCREG register provides a read-back value of the DC current DAC.



## **Modulation Current DAC Readback Register (MODREG), Address: H0x17 (Page 1)**



The MODREG register provides a read-back value of the MOD current DAC.



## **Monitor Diode Top Peak (Averaged) Register (MD1REGH), Address: H0x18 (Page 1)**



The MD1REGH register provides a read-back value of the digitized top peak current at MD input.



## **Monitor Diode Top Peak (Averaged) Register (MD1REGL), Address: H0x19 (Page 1)**



The MD1REGL register provides a read-back value of the digitized top peak current at MD input.



## **Monitor Diode Bottom Peak (Averaged) Register (MD0REGH), Address: H0x1A (Page 1)**



The MD0REGH register provides a read-back value of the digitized bottom peak current at MD input.



## **Monitor Diode Bottom Peak (Averaged) Register (MD0REGL), Address: H0x1B (Page 1)**



The MD0REGL register provides a read-back value of the digitized bottom peak current at MD input.



## **Top Level Status Register (TOPSTAT), Address: H0x1C (Page 1)**



\*Sticky bit—Once flagged these registers remain flagged (logic 1) until they are read. Once read, they are reset to 0 if the source of the flag has been removed.





## **Receiver Status Register (RXSTAT), Address: H0x1D (Page 1)**



\*Sticky bit- Once flagged these registers remain flagged (logic 1) until they are read. Once read, they are reset to 0 if the source of the flag has been removed.



## **Transmitter Status Register (TXSTAT1), Address: H0x21 (Page 1)**



\*Sticky bit- Once flagged these registers remain flagged (logic 1) until they are read. Once read, they are reset to 0 if the source of the flag has been removed.



## **Transmitter Status Register (TXSTAT2), Address: H0x22 (Page 1)**



\*Sticky bit—Once flagged these registers remain flagged (logic 1) until they are read. Once read, they are reset to 0 if the source of the flag has been removed.


## **Transmitter Status Register (TXSTAT3), Address: H0x23 (Page 1)**



\*Sticky bit—Once flagged these registers remain flagged (logic 1) until they are read. Once read, they are reset to 0 if the source of the flag has been removed.



## **Transmitter Status Register (TXSTAT4), Address: H0x24 (Page 1)**



\*Sticky bit—Once flagged these registers remain flagged (logic 1) until they are read. Once read, they are reset to 0 if the source of the flag has been removed.



### **DDM Status Register (DDMSTAT1), Address: H0x3E (Page 1)**



### **DDM Status Register (DDMSTAT2), Address: H0x3F (Page 1)**



### **DDM Status Register (DDMSTAT3), Address: H0x40 (Page 1)**



#### **DDM Status Register (DDMSTAT4), Address: H0x41 (Page 1)**



### **DDM Status Register (DDMSTAT5), Address: H0x42 (Page 1)**



#### **DDM Status Register (DDMSTAT6), Address: H0x43 (Page 1)**



#### **DDM Status Register (DDMSTAT7), Address: H0x44 (Page 1)**



### **DDM Status Register (DDMSTAT8), Address: H0x45 (Page 1)**



### **DDM Status Register (DDMSTAT9), Address: H0x46 (Page 1)**



#### **DDM Status Register (DDMSTAT10), Address: H0x47 (Page 1)**



### **DDM Status Register (DDMSTAT11), Address: H0x48 (Page 1)**



#### **DDM Status Register (DDMSTAT12), Address: H0x49 (Page 1)**



#### **DDM Status Register (DDMSTAT13), Address: H0x4A (Page 1)**



## **DDM Status Register (DDMSTAT14), Address: H0x4B (Page 1)**



### **DDM Status Register (DDMSTAT15), Address: H0x4C (Page 1)**



The DDMSTAT15 register is a status register showing flags with impact on digital monitors.



#### **DDM Status Register (DDMSTAT16), Address: H0x4D (Page 1)**



#### **DDM Status Register (DDMSTAT17), Address: H0x4E (Page 1)**



### **DDM Status Register (DDMSTAT18), Address: H0x4F (Page 1)**



## **DDM Status Register (DDMSTAT23), Address: H0x54 (Page 1)**



\*Sticky bit—Once flagged these registers remain flagged (logic 1) until they are read. Once read, they are reset to 0 if the source of the flag has been removed.



#### **Layout Considerations**

The high-speed data inputs and outputs are the most critical paths for the device, and great care should be taken to minimize discontinuities on these transmission lines between the connector and the IC. The following are some suggestions for maximizing the device's performance:

- The data inputs should be wired directly between the connector and IC without stubs.
- The data transmission lines to the laser should be kept as short as possible, and the impedance of the transmission lines must be considered part of the laser matching network.
- An uninterrupted ground plane should be positioned beneath the high-speed I/Os.
- Ground path vias should be placed close to the IC and the input/output interfaces to allow a return current path to the IC and the laser.
- Maintain 100Ω differential transmission line impedance for the RIN, ROUT, and TIN I/Os.
- The data transmission lines to the laser should be kept as short as possible, and must be designed for 50Ω differential or 25Ω single-ended characteristic impedance.
- Use good high-frequency layout techniques and multilayer boards with an uninterrupted ground plane to minimize EMI and crosstalk.

Refer to the schematic and board layers of the HFRD-67 reference design data sheet for more information.

#### **Exposed-Pad Package and Thermal Considerations**

The exposed pad on the MAX3956 is the only electrical connection to ground and provides a very low-thermal resistance path for heat removal from the IC. The pad is also electrical ground on the device and must be soldered to the circuit board ground for proper thermal and electrical performance. Refer to Application Note 862: HFAN-08.1: *Thermal Considerations of QFN and Other Exposed-Paddle Packages* for additional information.

## **Typical Application Circuit**



## **Ordering Information**



**Note:** *Parts are guaranteed by design and characterization to operate over the -40°C to +95°C ambient temperature range (TA) and are tested up to +95°C.* 

*+Denotes a lead(Pb)-free/RoHS-compliant package.* 

*\*Exposed pad.*

#### **Chip Information**

PROCESS: BiCMOS

#### **Package Information**

For the latest package outline information and land patterns (footprints), go to **[www.maximintegrated.com/packages](http://www.maximintegrated.com/packages)**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.



## **Revision History**



For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

*Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses*  are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) *shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*



#### **ООО "ЛайфЭлектроникс" "LifeElectronics" LLC**

*ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 30101810900000000703 БИК 044030703* 

 *Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.*

*С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров*

 *Мы предлагаем:*

- *Конкурентоспособные цены и скидки постоянным клиентам.*
- *Специальные условия для постоянных клиентов.*
- *Подбор аналогов.*
- *Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.*
- *Приемлемые сроки поставки, возможна ускоренная поставка.*
- *Доставку товара в любую точку России и стран СНГ.*
- *Комплексную поставку.*
- *Работу по проектам и поставку образцов.*
- *Формирование склада под заказчика.*
- *Сертификаты соответствия на поставляемую продукцию (по желанию клиента).*
- *Тестирование поставляемой продукции.*
- *Поставку компонентов, требующих военную и космическую приемку.*
- *Входной контроль качества.*
- *Наличие сертификата ISO.*

 *В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.*

*Конструкторский отдел помогает осуществить:*

- *Регистрацию проекта у производителя компонентов.*
- *Техническую поддержку проекта.*
- *Защиту от снятия компонента с производства.*
- *Оценку стоимости проекта по компонентам.*
- *Изготовление тестовой платы монтаж и пусконаладочные работы.*



 *Tел: +7 (812) 336 43 04 (многоканальный) Email: [org@lifeelectronics.ru](mailto:org@lifeelectronics.ru)*

#### *www[.lifeelectronics.ru](http://lifeelectronics.ru/)*