PES1600-12-080NA AC-DC Front-End Power Supply

The PES1600-12-080NA is a 1600 Watt AC to DC, power-factorcorrected (PFC) power supply that converts standard AC power into a main output of +12 VDC for powering intermediate bus architectures (IBA) in high performance and reliability servers, routers, and network switches.

The PES1600-12-080NA utilizes full digital control architecture for greater efficiency, control, and functionality.

This power supply meets international safety standards and displays the CE-Mark for the European Low Voltage Directive (LVD).

Key Features & Benefits

- Designed to meet Intel CRPS compatibility
- Best-in-class, meet 80 plus "Platinum" efficiency
- Auto-selected input voltage ranges: 90-140 VAC, 180-264 VAC
- AC input with active power factor correction
- 1600 W continuous output power capability
- Always-on 12 VSB / 3.5 A standby output
- Hot-plug capable
- Parallel operation with active current sharing
- Full digital controls for improved performance
- High power density design: 42 W/in³
- Small form factor: 195 x 80 x 40 mm (7.68 x 3.15 x 1.57 in)
- Power Management Bus communications protocol for control, programming and monitoring
- Status LED with fault signaling

Applications

- Networking Switches
- Servers & Routers
- Telecommunications







1. ORDERING INFORMATION

PES	1600	-	12	-	080	Ν	Α	х
Product Family	Power Level	Dash	V1 Output	Dash	Width	Airflow	Input	AC Inlet
PES Front-Ends	1600 W		12 V		80 mm	N: Normal	A: AC	Blank - C20 P - C22

2. OVERVIEW

The PES1600-12-080NA AC/DC power supply is a fully DSP controlled, highly efficient front-end power supply. It incorporates resonance-soft-switching technology to reduce component stresses, providing increased system reliability and very high efficiency. With a wide input operational voltage range the PES1600-12-080NA maximizes power availability in demanding server, network, and other high availability applications. The supply is fan cooled and ideally suited for integration with a matching airflow path.

The PFC stage is digitally controlled using a state-of-the-art digital signal processing algorithm to guarantee best efficiency and unity power factor over a wide operating range. The DC/DC stage uses soft switching resonant techniques in conjunction with synchronous rectification. An active OR-ing device on the output ensures no reverse load current and renders the supply ideally suited for operation in redundant power systems. The always-on standby output provides power to external power distribution and management controllers. It is protected with an active OR-ing device for maximum reliability.

Status information is provided with a front-panel LED. In addition, the power supply can be controlled and the fan speed set via the I^2C bus. The I^2C bus allows full monitoring of the supply, including input and output voltage, current, power, and inside temperatures. Cooling is managed by a fan controlled by the DSP controller. The fan speed is adjusted automatically depending on the actual power demand and supply temperature and can be overridden through the I^2C bus.




Figure 1. PES1600-12-080NA Block Diagram

3. ABSOLUTE MAXIMUM RATINGS

Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect long-term reliability, and cause permanent damage to the supply.

PARAME	TER	CONDITIONS / DESCRIPTION	MIN	MAX	UNITS
Vi maxc	Maximum Input	Continuous		264	VAC



4. INPUT

General Condition: $T_A = 0...55$ °C, unless otherwise noted.

				_		_
PARAME	TER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
Vinom	AC Nominal Input Voltage	Rated Voltage High Line (Vinom HL)	200	230	240	VAC
VINOM	Ao Nominal input voltage	Rated Voltage Low Line (Vinom LL)	100	115	127	VAC
Vinom DC	DC Nominal Input Voltage	Rated HVDC		240		VDC
ViDC	DC Input Voltage range	Normal operating ($V_{i min}$ to $V_{i max}$)	180		300	VDC
Vi	lenut Valtana Dannaa	Normal operating (Vi min HL to Vi max HL), High Line	180		264	VAC
Vi	Input Voltage Ranges	Normal operating (Vi min LL to Vi max LL), Low Line	90		140	VAC
,	Marian Institution	V _{IN} = 90 VAC, <i>I</i> ₇ = 91.6 A, <i>I</i> _{SB} = 3.5 A			15	ARMS
li max	Maximum Input Current	V _{IN} = 180 VAC, / ₇ =133 A, / _{SB} =3.5 A			10.5	ARMS
li inrush	Inrush Current Limitation	<i>Vi</i> min to <i>Vi</i> max, $T_{\rm NTC} = 25^{\circ}$ C, 5 ms			50	Ap
f _i	Input Frequency		47	50/60	63	Hz
		Vi = 230 VAC, 50 Hz and 60 Hz, Vi = 115 VAC,60 Hz				
		10% Load	0.8			W/VA
PF	Power Factor	20% Load	0.9			W/VA
,,		50% Load	0.9			W/VA
		100% Load	0.95			W/VA
Vi on	Turn-on Input Voltage ¹	Ramping up	85		90	VAC
Vi off	Turn-off Input Voltage ¹	Ramping down	80		85	VAC
		V _{IN} = 230 VAC, 10% load	82			%
	— 0	V _{IN} = 230 VAC, 20% load	90	92.5		%
η	Efficiency ²	V _{IN} = 230 VAC, 50% load	94	94.3		%
		V _{IN} = 230 VAC, 100% load	91	92.7		%
_		<i>V</i> _{<i>I</i>N} = 230 VAC, <i>I</i> ₁ =133 A, <i>I</i> _{SB} =3.5 A	11			ms
Tv1 holdup	Hold-up Time V1	<i>V</i> _{IN} = 115 VAC, <i>I</i> ₁ =91.6 A, <i>I</i> _{SB} =3.5 A	11			ms
TVSB holdup	Hold-up Time VsB	12 V _{SB} , full load	70			ms
1						

4.1 INPUT FUSE

Time-lag 20 A input fuse (5.4 x 22.5 mm) in series with the L-line inside the power supply protects against severe defects. The fuse is not accessible from the outside and is therefore not a serviceable part.

4.2 INRUSH CURRENT

The AC-DC power supply exhibits an X capacitance of only 4.7 μ F, resulting in a low and short peak current, when the supply is connected to the mains. The internal bulk capacitor will be charged through a PTC which will limit the inrush current. **NOTE:** Do not repeat plug-in / out operations within a short time, or else the internal in-rush current limiting device (PTC) may not sufficiently cool down.

² Efficiency measured without fan power per EPA server guidelines.



 Asia-Pacific
 Europe, Middle East

 +86 755 298 85888
 +353 61 225 977

North America +1 408 785 5200 BCD.00941_AA2

¹ The Front-End is provided with a typical hysteresis of 5 VAC during turn-on and turn-off within the ranges.

PSU will restart once input voltage within the Vion.

4.3 INPUT UNDER-VOLTAGE


If the sinusoidal input voltage stays below the input under voltage lockout threshold Vi on, the supply will be inhibited. Once the input voltage returns within the normal operating range, the supply will return to normal operation again.

4.4 POWER FACTOR CORRECTION

Power factor correction (PFC) is achieved by controlling the input current waveform synchronously with the input voltage. A fully digital controller is implemented giving outstanding PFC results over a wide input voltage and load ranges. The input current will follow the shape of the input voltage. If for instance the input voltage has a trapezoidal waveform, then the current will also show a trapezoidal waveform.

4.5 EFFICIENCY

High efficiency (see *Figure 2*) is achieved by using state-of-the-art silicon power devices in conjunction with soft-transition topologies minimizing switching losses and a full digital control scheme. Synchronous rectifiers on the output reduce the losses in the high current output path. The speed of the fan is digitally controlled to keep all components at an optimal operating temperature regardless of the ambient temperature and load conditions.






Figure 2. Efficiency vs. Load current (ratio metric loading)

Figure 3. Power factor vs. Load current




Figure 4. Inrush current, Vin = 230Vac, 90° CH1: Vin (250V/div), CH2: lin (10A/div)



4.6 INPUT LINE CURRENT HARMONIC

The power supply shall meet the requirements of EN61000-3-2 Class A and the Guidelines for the Suppression of Harmonics in Appliances and General Use Equipment Class A for harmonic line current content at full rated power.

	Per: EN 61000-3-2	Per: JEIDA MITI
Harmonic Order n	Maximum permissible Harmonic current at 230 VAC / 50 Hz in Amps	Maximum permissible Harmonic current at 100 VAC /50 Hz in Amps
Odd Harmon	ics	
3 5 7 9 11 13 15≤ n ≤39	2.3 1.14 0.77 0.4 0.33 0.21 0.15x (15/n)	5.29 2.622 1.771 0.92 0.759 0.483 0.345x (15/n)
Even Harmon	· · ·	
2 4 6 8≤ n ≤40	1.08 0.43 0.3 0.23x (8/n)	2.484 0.989 0.69 0.529x (8/n)

Table 1. Harmonic Limits for Class A Equipment

4.7 AC LINE TRANSIENT SPECIFICATION

AC line transient conditions shall be defined as "sag" and "surge" conditions. "Sag" conditions are also commonly referred to as "brownout", these conditions will be defined as the AC line voltage dropping below nominal voltage conditions. "Surge" will be defined to refer to conditions when the AC line voltage rises above nominal voltage. The power supply shall meet the requirements under the following AC line sag and surge conditions.

AC Line Sag (10 sec interval between each sagging)

Duration	Sag	Operating AC Voltage	Line Frequency	Performance Criteria
0 to 1/2 AC cycle	95%*	Nominal AC Voltage ranges	50/60 Hz	No loss of function or performance
1 AC cycle to 500ms	>30%	Nominal AC Voltage ranges	50/60 Hz	Loss of function acceptable, self-recoverable

* Comment: for 95% sag condition, the load is 80%.

Table 2. AC Line Sag Transient Performance

AC Line Surge

Duration	Surge	Operating AC Voltage	Line Frequency	Performance Criteria
Continuous	10%	Nominal AC Voltages	50/60 Hz	No loss of function or performance
0 to ½ AC cycle	30%	Mid-point of nominal AC Voltages	50/60 Hz	No loss of function or performance

Table 3. AC Line Surge Transient Performance



Asia-Pacific E +86 755 298 85888

Europe, Middle East +353 61 225 977 North America +1 408 785 5200

© 2019 Bel Power Solutions BCD.00941_AA2

5. OUTPUT

General condition: $T_A = 0...55$ °C, $V_i = 230$ VAC unless otherwise noted.

				Nett		111112
PARAME		DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
Main Outp			_	40.0	_	100
V _{1 nom} V _{1 set}	Nominal Output Voltage Output Setpoint Accuracy	$0.5 \cdot I_{1 \text{ nom}}, T_A = 25^{\circ}\text{C}$	-1	12.0	+1	VDC %V _{1 nom}
dV1 load	Load Regulation	0 to 100% l1 nom	-1		480	mV
<i>dV1</i> line	Line Regulation	$V_{imin LL}$ to $V_{imax HL}$			120	mV
dV _{1 tot}	Total Regulation	V_{imin} to V_{imax} , 0 to 100% $I_{1 nom}$	-5		+5	%V1 nom
GT 1 IOI	rotarnogulation	Vimin HL to Vimax, etc. 100 Vimax HL	0	1600	10	W
P _{1 nom}	Nominal Output Power	V_{imin} Lt to V_{imax} LL		1100		w
I1 peak	Peak Output Loading	Vi min HL to Vi max HL (max 20s) Vi min HL to Vi max HL (max 100us) Vi min HL to Vi max LL (max 20s)			150 205 105	ADC ADC ADC
I _{1 nom}	Outrout Current	Vimin HL to Vimax HL	0.0		133	ADC
I _{1 nom red}	Output Current	Vimin LL to Vimax LL	0.0		91.6	ADC
V1 pp	Output Ripple Voltage ³	Vimin to Vimax, 0 to 100% Innom, 20MHz Bandwidth			120	mVpp
dl1 share	Current Sharing	Deviation from h_{tot} / N, $h > 20\%$	-5		+5	% <i>I</i> 1 nom
VISHARE	Current Share Bus Voltage	It nom		8		VDC
dV _{1 dyn}	Dynamic Load Regulation	Test frequency between 50Hz and 5KHz at duty cycles from 10% to 90%, ΔII = 60% $I1_{nom},~II$ = 3A 100%	11.40		12.60	VDC
trec	Recovery Time	I1 _{nom} , 2000μF capacitive loading dI1/dt = 0.25A/μs, recovery within 1% of V1 _{nom}			2	ms
t _{V1 rise}	Output Voltage Rise Time	$V_1 = 1090\% V_{1 \text{ nom}}$	1		70	ms
tv1 ovr sh	Output Turn-on Overshoot	Vinom HL, 0 to 100% /1 nom			0.6	V
dV1 sense	Remote Sense	Compensation for cable drop, 0 to 100% I1 nom			0.25	V
C_{V1} load	Capacitive Loading				22	mF
Standby C	Dutput V _{SB}					
VSB nom VSB set	Nominal Output Voltage Output Setpoint Accuracy	$0.5 \cdot I_{SB nom}, T_A = 25^{\circ}C$	-1	12.0	+1	VDC %V <i>sBnom</i>
dV_{sb} load	Load Regulation	0 to 100% ISB nom			480	mV
<i>dV_{sb}</i> line	Line Regulation	Vimin LL to Vimax HL			120	mV
dVsB tot	Total Regulation	Vimin to Vimax, 0 to 100% ISB nom	-5		+5	%V <i>SBnom</i>
P _{SB nom}	Nominal Output Power	V_{imin} to V_{imax}		42		W
I _{SB peak}	Peak Output Loading	V _{i min LL} to V _{i max HL}			4	ADC
ISB nom	Output Current	Vi min to Vi max	0.0		3.5	ADC
V _{SB pp}	Output Ripple Voltage ³	Vimin to Vimax, 0 to 100% ISB nom, 20 MHz bandwidth			120	mVpp
dVsB dyn	Dynamic Load Regulation	Δ/sB = 50% /sB nom, /sB = 0 100% /sB nom,	11.40		12.60	VDC
t _{rec}	Recovery Time	$dk_{BB}/dt = 0.25A/\mu s$, recovery within 1% of $k_{SB nom}$			2	ms
tvsB rise	Output Voltage Rise Time	V _{SB} = 1090% V _{SB nom} ,	5		10	ms
	Output Voltage Rise Time Output Turn-on Overshoot	V _{SB} = 1090% V _{SB nom} , V _{i nom HL} , 0 to 100% I _{SB nom}	5		10 0.6	ms V

³ Ripple noise and dynamic load measured with a 10 μF low ESR capacitor in parallel with a 0.1 μF ceramic capacitor at the point of measurement.



tech.support@psbel.com belfuse.com/power-solutions




Figure 5. Turn-On AC Line 230VAC, full load (400ms/div) CH1: Vin (400V/div) CH2: PWOK_H (2V/div) CH3: V₁ (2V/div) CH4: V_{SB} (2V/div)




Figure 7. Turn-On AC Line 230VAC, full load (2ms/div) CH3: V1 (2V/div)




Figure 9. Turn-Off AC Line 230VAC, half load (40ms/div) CH1: Vin (400V/div) CH2: PWOK_H (2V/div) CH3: V1 (2V/div) CH4: V_{SB} (2V/div)




Figure 6. Turn-On AC Line 230VAC, full load (2ms/div) CH4: V_{SB} (2V/div)




Figure 8. Turn-Off AC Line 230VAC, full load (40ms/div) CH1: Vin (400V/div) CH2: PWOK_H (5V/div) CH3: V1 (2V/div) CH4: V_{SB} (2V/div)





Figure 10. Load transient V₁, 53.2 to 133A (0.8ms/div) CH3: V₁ (500mV/div)



Asia-Pacific Eu +86 755 298 85888

Europe, Middle East +353 61 225 977 North America

+1 408 785 5200 BCD.00941_AA2






Figure 12. Load transient V₁, 133 to 53.2A (0.8ms/div) CH3: V₁ (500mV/div)

5.1 OUTPUT GROUND / CHASSIS CONNECTION

The output return path serves as power and signal ground. All output voltages and signals are referenced to these pins. To prevent a shift in signal and voltage levels due to ground wiring voltage drop a low impedance ground plane should be used as shown in *Figure 13*. Alternatively, separated ground signals can be used as shown in *Figure 14*. In this case the two ground planes should be connected together at the power supplies ground pins.

NOTE:

Within the power supply the output GND pins are connected to the Chassis, which in turn is connected to the Protective Earth terminal on the AC inlet. Therefore, it is not possible to set the potential of the output return (GND) to any other than Protective Earth potential.




Figure 13. Common Low Impedance Ground Plane




Figure 14. Separated Power and Signal Ground



5.2 CLOSED LOOP STABILITY

The power supply shall be unconditionally stable under all line/load/transient load conditions including capacitive load ranges. A minimum of: 45 degrees phase margin and -10dB-gain margin is required. The power supply manufacturer shall provide proof of the unit's closed-loop stability with local sensing through the submission of Bode plots. Closed-loop stability must be ensured at 10%, 20%, 50% and 100% loads as applicable, 0% is just for reference.

5.3 RESIDUAL VOLTAGE IMMUNITY IN STANDBY MODE

The power supply should be immune to any residual voltage placed on its outputs (Typically a leakage voltage through the system from standby output) up to 500mV. There shall be no additional heat generated, nor stressing of any internal components with this voltage applied to any individual or all outputs simultaneously. It also should not trip the protection circuits during turn on.

The residual voltage at the power supply outputs for no load condition shall not exceed 100mV when AC voltage is applied and the PSON_L signal is de-asserted.

5.4 COMMON MODE NOISE

The common mode noise on any output shall not exceed 350mV pk-pk over the frequency band of 10Hz to 20MHz.

The measurement shall be made across a 1000 resistor between each of DC outputs, including ground at the DC power connector and chassis ground (power subsystem enclosure), the test set-up shall use a FET probe such as Tektronix model P6046 or equivalent.

5.5 SOFT STARTING

The Power Supply shall contain control circuit which provides monotonic soft start for its outputs without overstress of the AC line or any power supply components at any specified AC line or load conditions.

5.6 ZERO LOAD STABILITY REQUIREMENTS

When the power subsystem operates in a no load condition, it does not need to meet the output regulation specification, but it must operate without any tripping of over-voltage or other fault circuitry. When the power subsystem is subsequently loaded, it must begin to regulate and source current without fault.

5.7 HOT SWAP REQUIREMENTS

Hot swapping a power supply is the process of inserting and extracting a power supply from an operating power system. During this process, the output voltages shall remain within the limits with the capacitive load specified. The hot swap test must be conducted when the system is operating under static, dynamic, and zero loading conditions. The power supply shall use a latching mechanism to prevent insertion and extraction of the power supply when the AC power cord is inserted into the power supply.

5.8 FORCED LOAD SHARING

The PES front-ends have an active current share scheme implemented for V1. All the ISHARE current share pins need to be interconnected in order to activate the sharing function. If a supply has an internal fault or is not turned on, it will disconnect its ISHARE pin from the share bus. This will prevent dragging the output down (or up) in such cases.

The current share function uses an analog bus to transmit and receive current share information. The controller implements a Master/Slave current share function. The power supply providing the largest current among the group is automatically the Master. The other supplies will operate as Slaves and increase their output current to a value close to the Master by slightly increasing their output voltage. The voltage increase is limited to +250 mV. The output will share within 10% at full load.

The 12VSB output is not required to actively share current between power supplies (passive sharing).




Asia-Pacific Europe, Middle East North America +86 755 298 85888 +353 61 225 977

+1 408 785 5200 BCD.00941_AA2

9

5.9 RIPPLE / NOISE

The test set-up shall be following *Figure 15*.



Note: Load must be isolated from the safety ground to Figure 15.

Note: When performing this test, the probe clips and capacitors should be located close to the load.

6. **PROTECTION**

PARAME	TER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
F	Input fuse (L)	Not use accessible, time-lag (T)		20		А
V1 OV	OV Threshold V1	Over Voltage V1 Protection, Latch-off Type	13.0	13.9	14.5	VDC
Vsb ov	OV Threshold VSB	Over Voltage VSB Protection, Auto-recovery Type	13.0	13.9	14.5	VDC
V 1 UV	UV Threshold V1	Under Voltage V/ Protection, Latch-off Type		11.2		VDC
V _{SB UV}	UV Threshold VSB	Under Voltage V_{SB} Protection, Auto-recovery Type		11.2		VDC
4	OC Limit V1	Over Current Limitation, Latch-off, Vimin HL to Vimax HL	Dofe	er to sectio	~ <i>C E</i>	ADC
lv1 oc		Over Current Limitation, Latch-off, Vimin LL to Vimax LL	neie	er to sectio	0.5	ADC
I _{VSB OC}	OC Limit VSB	Over Current Limitation, Automatic recovery Type	4.5		5.5	А
T _{SD}	Over Temperature on Critical Points	Automatic shut-down	Re	fer to <i>Tabl</i>	le 13	°C

6.1 PROTECTION CIRCUITS

Protection circuits inside the power supply shall cause only the power supply's main output to shut down. If the power supply latches off due to a protection circuit tripping, an AC cycle OFF for 15sec and a PSON_L cycle HIGH for 1sec shall be able to reset the power supply.

6.2 OVER TEMPERATURE PROTECTION (OTP)

The power supply will be protected against over temperature conditions caused by loss of fan cooling or excessive ambient temperature.

In an OTP condition, the PSU will shut down, when the power supply temperature drops to within specified limits, the power supply shall restore power automatically, while the 12VSB remains always on, the OTP circuit must have built in margin such that the power supply will not oscillate on and off due to temperature recovering condition, the OTP trip temperature level shall be at least 5°C higher than over temperature warning threshold level.



6.3 OVER VOLTAGE PROTECTION

The PES1600-12-080NA front-end provides a fixed threshold overvoltage (OV) protection implemented with a HW comparator for both the main and the standby output. Once an OV condition has been triggered on the main output, the supply will shut down and latch the fault condition. The latch can be unlocked by disconnecting the supply from the AC mains or by toggling the PSON_L input. 12VSB will be auto-recovered after removing OVP limit.

6.4 UNDER VOLTAGE DETECTION

Both main and standby outputs are monitored. LED and PWOK_H pin signal if the output voltage exceeds ±5% of its nominal voltage.

The main output will latch off if the main output voltage V₇ falls below 11.2 V (typically in an overload condition), The latch can be unlocked by disconnecting the supply from the AC mains or by toggling the PSON_L input.

If the standby output leaves its regulation bandwidth for more than 10 ms then the main output is disabled to protect the system.

6.5 OVER CURRENT LIMIT & OVER POWER PROTECTION (OCP & OPP)

The power supply shall have current limit to prevent the outputs from exceeding the values shown in Table 4 and Table 5. If the current limits are exceeded the power supply shall shutdown and latch off. The latch will be cleared only by an AC power interruption. The power supply shall not be damaged from repeated power cycling in this condition. 12VSB will be auto-recovered after removing OCP limit.

NORM	DESCRIPTION	CURRENT THRESHOLD (A)		TRIP TIMING		TESTING	COMMENTS	
		MIN	MAX	MIN	MAX	RANGE		
OCP1	Fast over current protection (shutdown, latch)	210	225	10µs	100us	OCP1 to Short Circuit		
OPP	Over power protection (voltage foldback)	195	210	5ms	20ms	OPP to Vfoldback to 8V		
OCW1	Fast over current warning (SMB_ALERT_L)	180	195	5µs	20µs		SMB_ALERT_L Latch and hold for 50-150ms	
OCP2	Slow over current protection (shutdown, latch)	150	180	50ms	100ms			
OCW2	Slow over current warning (SMB_ALERT_L)	150	180	15ms	50ms			
OCPstby	Standby over current protection (shutdown, hiccup mode)	4.5	5.5				10ms minimum delay	

Table 4. High Line Input

NORM	DESCRIPTION		RENT IOLD (A)	TRIP 1	IMING	TESTING	COMMENTS
		MIN	MAX	MIN	MAX	RANGE	COMMENTO
OCP2	Slow over current protection		120	50ms	50ms 100ms		
UUFZ	(shutdown, latch)	105	120	50115	1001115		
OCW2	Slow over current warning (SMB_ALERT_L)	105	120	15ms	50ms		

Table 5. Low Line Input

The power supply shall have a circuit to quickly assert the SMB_ALERT_L signal when the output current exceeds the over power protection threshold in the PSU, The SMB_ALERT_L signal must always assert before the over power protection threshold is exceeded. SMB_ALERT_L must always latch for about 100msec before being released.



Asia-Pacific Europe, Middle East +86 755 298 85888 +353 61 225 977

6.6 PEAK LOAD WITH ADDED SYSTEM BUFFER CAPACITANCE

The power supply shall be able to support higher peak power levels with added system buffer capacitance for up to 100µsec. Table 6 are PMAX testing conditions.

PEAK POWER	PEAK CURRENT	SYSTEM CAPACITANCE	PEAK LOAD DURATION	VOLTAGE UNDERSHOOT
2460W	205A	6,150 μF	100µs	5%

Table 6. PMAX Testing Conditions

7. MONITORING

The power supply operating parameters can be accessed through I²C interface. For more details refer to chapter I2C / POWER MANAGEMENT BUS COMMUNICATION and document PES1600-12-080NA Power Management Bus Communication Manual.

PARAME	TER	DESCRIPTION / CONDITION	MIN NOM	MAX	UNIT
Vi mon	Input Voltage	$V_{i \min LL} \leq V_i \leq V_{i \max}$	-2	+2	VAC
li mon	Input Current		-0.35	+0.35	А
		/1 < 10% /1 nom	-8	+8	W
Pimon	True Input Power	10% <i>I_{1 nom} < I₁ < 20% <i>I_{1 nom}</i></i>	-4	+4	%
		l1 > 20% l1 nom	-2	+2	%
		/1 < 10% /1 nom	-8	+8	W
Ei mon	Total Input Energy	10% It nom < It < 20% It nom	-4	+4	%
		/1 > 20% /1 nom	-2	+2	%
V1 mon	V1 Voltage		-1	+1	%
		/1 < 10% /1 nom	-1	+1	ADC
It mon	V1 Current	10% /1 nom < /1 < 20% /1 nom	-5	+5	%
		<i>I</i> ₁ > 20% <i>I</i> _{1 nom}	-2	+2	%
		<i>I</i> ₁ < 10% <i>I</i> _{1 nom}	-15	+15	W
Pnom	V1 Output Power	10% <i>I_{1 nom} < I₁ < 20% <i>I_{1 nom}</i></i>	-6	+6	%
		l1 > 20% l1 nom	-3	+3	%
		/1 < 10% /1 nom	-15	+15	W
Enom	V1 Output Energy	10% /1 nom < /1 < 20% /1 nom	-6	+6	%
		l1 > 20% l1 nom	-3	+3	%
Tambmon	Ambient Temperature	é°C ≤ T_{amb} ≤ 55°C	-3	+3	°C
Fs	Fan speed		-500	+500	RPM



8. SIGNALING AND CONTROL

8.1 ELECTRICAL CHARACTERISTICS

PARAME	TER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
PSON_L						
VIL	Input Low Level Voltage	PSON_L: Main output enabled	0		0.8	V
Vін	Input High Level Voltage	PSON_L: Main output disabled	2		5.25	V
IIL,H	Maximum Source Current	<i>V</i> ₁ = -0.2V to +3.5V			4	mA
Rpull up	Pull-up to 3V3 Located in Power Supply			10		kΩ
PWOK_H						
Vol	Output Low Level Voltage	Vi < Vi min LL, Isink=400µA	0		0.4	V
V _{OH}	Output High Level Voltage	Vi > Vi min LL, Isource=200µA	2.4		3.46	V
ls	Maximum Sink Current	PWOK_H = low			400	μA
15	Maximum Source Current	PWOK_H = high			2	mA
SMB_ALE	RT_L					
Vext	Maximum External Pull up Voltage				3.46	V
Vol	Output Low Level Voltage	Failure or Warning condition, <i>Isink</i> < 4mA	0		0.4	V
Rpull up	Pull-up to 3V3 Located in Power Supply			None		
ls	Sink Current	SMB_ALERT_L = low			4	mA
	,	SMB_ALERT_L= high	_	_	50	μA
VIN_OK_F						
Vext	Maximum External Pull up Voltage				3.46	V
Vol	Output Low Level Voltage	Failure or Warning condition, <i>I_{sink}</i> < 4mA	0		0.4	V
Rpull up	Pull-up to 3V3 Located in Power Supply			1		kΩ
Is	Sink Current	VIN_OK_H = low			4	mA

8.2 SENSE INPUTS

The main output has sense lines implemented to compensate for voltage drop on load wires in both positive and negative path. The maximum allowed voltage drop is 200 mV on the positive rail and 50 mV on the GND rail. With open sense inputs the main output voltage will rise by 250 mV. Therefore, if not used, these inputs should be connected to the power output and GND at the power supply connector. The sense inputs are protected against short circuit. In this case

8.3 PRESENT_L OUTPUT

the power supply will shut down.

The PRESENT_L pin is wired through a 1000hms resistor to internal GND within the power supply. This pin does indicate that there is a power supply present in this system slot. An external pull-up resistor has to be added within the application. Current into PRESENT_L should not exceed 5mA to guarantee a low level voltage if power supply is seated.




Figure 16. PRESENT_L Connection



Asia-Pacific Eu +86 755 298 85888

Europe, Middle East +353 61 225 977 North America

+1 408 785 5200 BCD.00941_AA2

8.4 PSON_L INPUT

The PSON_L is an internally pulled-up (3.3 V) input signal to enable/disable the main output V1 of the front-end. With low level input the main output is enabled. This active-low pin is also used to clear any latched fault condition. The PSON_L can be either controlled by an open collector device or by a voltage source.






Figure 17. PSON_L connection

8.5 PWOK_H OUTPUT

PWOK_H is a power OK signal and will be pulled HIGH by the power supply to indicate that all the outputs are within the regulation limits of the power supply. When any output voltage falls below regulation limits or when AC power has been removed for a time sufficiently long so that power supply operation is no longer guaranteed, PWOK_H will be de-asserted to a LOW state. The start of the PWOK_H delay time shall inhibited as long as any power supply output is in current limit. The PWOK_H and I2C bus of PSU are connected together on the redundant system. The below block diagram was shown the wiring on the system. The internal PWOK_H circuit of power supply is designed so that the PWOK_H bus is the wire-ORed function of the individual PWOK_H signals of all the power supply in parallel. Suggest system Pull-up to 3V3 and pull-up

function of the individual PWOK_H signals of all the power supply is designed so that the twor_h bas is the wire offed resistance is 10K. The PWOK_H signal also can be separated for each PSU design in system side to indicate each PSU output state.





8.6 SMB_ALERT_L OUTPUT

The SMB_ALERT_L signal indicates that the power supply is experiencing a problem that the system agent should investigate. This is a logical OR of the Shutdown and Warning events. It is asserted (pulled Low) at Shutdown or Warning events such as reaching temperature warning/shutdown threshold of critical component, general failure, over-current, over-voltage, undervoltage or low-speed of failed fan. This signal may also indicate the power supply is operating in an environment exceeding the specified limits. This signal is to be asserted in parallel with LED turning solid Yellow.

The inlet temperature warning threshold must be set at 63°C, preventing exhaust air and cord temperatures temperature exceeding safety ratings. The warning gets de-asserted once inlet air temperature returns into specified operating temperature range. Fan speed control algorithm shall ramp up the fan speed to the maximum prior to the OT_WARNING bit set in STATUS_TEMPERATURE (7Dh) register.

In case exhaust air temperature exceeds 70°C higher temp rating cord must be used.






Figure 19. SMB_ALERT_L Connection

8.7 VIN_OK_H OUTPUT

This signal will be asserted, driven high, by the power supply to indicate that the input voltage meets the minimum requirements of the parametric PSU specification.

The PSU shall de-assert (drive low) under input over-voltage condition.

AC Line and AC loss detection algorithm

AC line voltage detection for power on:

The power supply will use Vrms to determine if the input voltage is within the specified requirements for turning on the power supply unit as called out by the individual power supply specification for AC input voltage range. The Vrms of the input must be determined within 5-cycles after the application of AC & Standby has reached regulation. Assertion requirements for VIN_OK_H remain the same.

AC line voltage detection for an AC brownout and dropout:

PSU shall detect both AC brown out and dropout conditions and issue a power down warning to the end system. The PSU shall de-assert (drive low) VIN_OK_H at least 4mS(T1) prior to the de-assertion of PWOK_H upon input conditions that fall below the Vin (turn-off) specification of the PSU parametric specification. Under such conditions. After VIN_OK_H de-assertion, the PSU shall be capable of delivering all outputs within the regulation limits for at least 4mS before de-asserting PWOK_H(T1). In a similar manner the PSU shall de-assert PWOK_H a minimum of 1mS prior to the main rail voltage degrading to 95% of the set point voltage value. Upon a VIN_OK_H de-assertion, the PSU shall derive an average RMS input voltage, measured over a moving average window equal to T2, to establish if conditions meet the requirements for assertion of VIN_OK_H. Refer to *Figure 20*.




Figure 20. VIN_OK_H Timing



Asia-Pacific +86 755 298 85888

Europe, Middle East +353 61 225 977 North America

+1 408 785 5200 BCD.00941_AA2


PARAMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
T1	VIN_OK_H & PWOK_H	4			ms
T2	VIN_OK_H Dwell Time	75		120	ms
Т3	VIN_OK_H delay to AC			1700	ms
Τ4	VIN_OK_H to 12VSB			20	ms


Note1: T2 is the minimum VIN_OK_H de-assertion dwell time that is initiated when the PSU has declared a loss of input voltage.

Table 7. VIN_OK_H Timing Requirements

8.8 TIMING REQUIREMENTS

These are the timing requirements for the power supply operation. The output voltages must rise from 10% to within regulation limits (T_{vout_rise}) within 1 to 70ms. For 12VSB, it is allowed to rise from 5.0 between 10ms. All outputs must rise monotonically. T*able 8* shows the timing requirements for the power supply being turned on and off two ways; 1) via the AC input with PSON_L held low; 2) via the PSON_L signal with the AC input applied. The PSU needs to remain off for 1 second minimum after PWOK_H is de-asserted.







16

PARAMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
T _{12V_rise}	Output voltage rise time	1.0 *		70 *	ms
TvsB_on_delay	Delay from AC being applied to 12VSB being within regulation.			1500	ms
T AC_on_delay	Delay from AC being applied to all output voltages being within regulation.			3000	ms
T _{12V_holdup}	Time 12V output voltage stay within regulation after loss of AC.	11			ms
T _{PWOK_H_holdup}	Delay from loss of AC to de-assertion of PWOK_H	10			ms
T _{PSON_L_on_delay}	Delay from PSON_L active to output voltages within regulation limits.	5		400	ms
T PSON_L_PWOK_H	Delay from PSON_L deactivate to PWOK_H being de-asserted.			5	ms
TPWOK_H_on	Delay from output voltages within regulation limits to PWOK_H asserted at turn on.	100		500	ms
T PWOK_H_off	Delay from PWOK_H de-asserted to output voltages dropping out of regulation limits.	1			ms
TPWOK_H_low	Duration of PWOK_H being in the de-asserted state during an off/on cycle using AC or the PSON_L signal.	100			ms
T _{VSB}	Delay from 12VSB being in regulation to O/Ps being in regulation at AC turn on.	50		1000	ms
T _{VSB_holdup}	Time the 12VSB output voltage stays within regulation after loss of AC.	70			ms
TAC_off_SMB_ALERT_L	The power supply shall assert the SMB_ALERT_L signal quickly after a loss of AC input voltage			2	ms

* The 12VSB output voltage rise time shall be from 5.0 ms between 10 ms.

Table 8. Timing Requirements

8.9 HOT_STANDBY

The hot-standby operation is an operating mode allowing to further increase efficiency at light load conditions in a redundant power supply system. Under specific conditions one of the power supplies is allowed to disable Oring gate, to make sure into hot standby mode. This will save the power losses associated with this power supply and at the same time the other power supply will operate in a load range having a better efficiency.

8.10 LED INDICATOR

The front-end has one front LED showing the status of the supply. The LED is bi-colored: green and yellow, and indicates AC and DC power presence and warning or fault conditions. *Table 10* lists the different LED status.

	MIN λd WAVELENGTH	NOMINAL λd WAVELENGTH	MAX λd WAVELENGTH	UNITS
Green		570		nm
Yellow		590		nm

Table 9. LED Characteristics

OPERATING CONDITION	LED STATE
Output ON and OK	Solid GREEN
No AC power to all power supplies	OFF
AC present / Only 12VSB on (PS off) or PS in Hot standby state	1Hz Blink GREEN
AC cord unplugged; with a second power supply in parallel still with AC input power.	Solid YELLOW
Power supply warning events where the power supply continues to operate; high temp, high power, high current, slow fan.	1Hz Blink YELLOW
Power supply critical event causing a shutdown; failure, OCP, OVP, Fan Fail	Solid YELLOW
Power supply in FW upload mode	2Hz Blink GREEN

Table 10. LED Status



Asia-Pacific +86 755 298 85888 Europe, Middle East +353 61 225 977 North America +1 408 785 5200 BCD.00941_AA2

9. I²C / POWER MANAGEMENT BUS COMMUNICATION

The PES front-end is a communication Slave device only; it never initiates messages on the I²C/SMBus by itself. The communication bus voltage and timing is defined in *Table 11* further characterized through:

- The SDA/SCL IOs use 3V3 logic levels
- External pull-up resistors on SDA/SCL required for correct signal edges
- Full SMBus clock speed of 100 kbps
- Clock stretching limited to 1 ms
- SCL low time-out of >25 ms with recovery
- within 10 ms
- Recognizes any time Start/Stop bus conditions




Figure 22. Physical layer of communication interface

Communication to the DSP or the EEPROM will be possible as long as the input AC voltage is provided. If no AC is present, communication to the unit is possible as long as it is connected to a life V_{SB} output or V_7 output (provided e.g. by the redundant unit).

SCL / SDA V_L Input low voltage-0.5 V_H Input high voltage2.3 V_{hys} Input hysteresis0.15 V_{oL} Output low voltage3 mA sink current0 t_r Rise time for SDA and SCL $20+0.1C_b^1$ t_{of} Output fall time ViHmin \rightarrow ViLmax10 pF < $C_b^1 < 400$ pF $20+0.1C_b^1$ t_r Input current SCL/SDA0.1 VDD < Vi < 0.9 VDD-10 C Internal Capacitance for each SCL/SDA0 $V_i < 0.9 VDD$ -10 C_i SCL clock frequency0 $R_{pull-up}$ 0 $R_{pull-up}$ External pull-up resistor $f_{SCL} \le 100$ kHz4.0 t_{LOW} Low period of the SCL clock $f_{SCL} \le 100$ kHz4.0 t_{HIGH} High period of the SCL clock $f_{SCL} \le 100$ kHz4.0	1.0 3.5 0.4 300 250	V V V V
$V_{\rm H}$ Input high voltage2.3 $V_{\rm hys}$ Input hysteresis0.15 $V_{\rm oL}$ Output low voltage3 mA sink current0 t Rise time for SDA and SCL20+0.1Cb ¹ $t_{\rm of}$ Output fall time ViHmin \rightarrow ViLmax10 pF < Cb ¹ < 400 pF20+0.1Cb ¹ $t_{\rm of}$ Input current SCL/SDA0.1 VDD < Vi < 0.9 VDD-10 G Internal Capacitance for each SCL/SDA0.1 VDD < Vi < 0.9 VDD-10 $G_{\rm cL}$ SCL clock frequency0 $R_{\rm pull-up}$ $R_{\rm ctrenal pull-up resistorf_{\rm SCL} \leq 100 kHz4.0t_{\rm nostA}Hold time (repeated) STARTf_{\rm SCL} \leq 100 kHz4.04.7$	0.4 300	V V
W_{hys} Input hysteresis0.15 V_{oL} Output low voltage3 mA sink current0 t Rise time for SDA and SCL $20+0.1C_b^1$ t_f Output fall time ViHmin \rightarrow ViLmax10 pF < $C_b^1 < 400$ pF $20+0.1C_b^1$ t_f Input current SCL/SDA 0.1 VDD < Vi < 0.9 VDD -10 G Internal Capacitance for each SCL/SDA 0.1 VDD < Vi < 0.9 VDD -10 f_{SCL} SCL clock frequency 0 $R_{pull-up}$ External pull-up resistor $f_{SCL} \le 100$ kHz 4.0 t_{OW} Low period of the SCL clock $f_{SCL} \le 100$ kHz 4.7	0.4 300	V
NotePrecuperturbation3 mA sink current0 V_{OL} Output low voltage3 mA sink current0 t_i Rise time for SDA and SCL $20+0.1C_b^1$ t_{of} Output fall time ViHmin \rightarrow ViLmax10 pF < C_b^1 < 400 pF $20+0.1C_b^1$ t_i Input current SCL/SDA 0.1 VDD < Vi < 0.9 VDD -10 G Internal Capacitance for each SCL/SDA $V_i < 0.9$ VDD -10 F_{SCL} SCL clock frequency 0 $R_{pull-up}$ External pull-up resistor $f_{SCL} \leq 100$ kHz 4.0 t_{HOSTA} Hold time (repeated) START $f_{SCL} \leq 100$ kHz 4.7	300	-
tRise time for SDA and SCL $20+0.1C_b^1$ t_{of} Output fall time ViHmin \rightarrow ViLmax $10 \text{ pF} < C_b^1 < 400 \text{ pF}$ $20+0.1C_b^1$ h Input current SCL/SDA $0.1 \text{ VDD} < \text{Vi} < 0.9 \text{ VDD}$ -10 G Internal Capacitance for each SCL/SDA $0.1 \text{ VDD} < \text{Vi} < 0.9 \text{ VDD}$ -10 K_{SCL} SCL clock frequency 0 $R_{pull-up}$ External pull-up resistor $f_{SCL} \le 100 \text{ kHz}$ h_{DSTA} Hold time (repeated) START $f_{SCL} \le 100 \text{ kHz}$ 4.0 t_{cow} Low period of the SCL clock $f_{SCL} \le 100 \text{ kHz}$ 4.7	300	V
torOutput fall time ViHmin → ViLmax10 pF < Cb ¹ < 400 pF20+0.1 Cb ¹ λ Input current SCL/SDA0.1 VDD < Vi < 0.9 VDD		
l Input current SCL/SDA $0.1 \text{ VDD} < \text{Vi} < 0.9 \text{ VDD}$ -10 G Internal Capacitance for each SCL/SDA $01 \text{ VDD} < \text{Vi} < 0.9 \text{ VDD}$ -10 f_{SCL} SCL clock frequency 0 $R_{pull-up}$ External pull-up resistor $f_{SCL} \le 100 \text{ kHz}$ t_{HDSTA} Hold time (repeated) START $f_{SCL} \le 100 \text{ kHz}$ 4.0 t_{cow} Low period of the SCL clock $f_{SCL} \le 100 \text{ kHz}$ 4.7	250	ns
G Internal Capacitance for each SCL/SDA f_{SCL} SCL clock frequency0 $R_{pull-up}$ External pull-up resistor $f_{SCL} \le 100 \text{ kHz}$ t_{HDSTA} Hold time (repeated) START $f_{SCL} \le 100 \text{ kHz}$ 4.0 t_{OW} Low period of the SCL clock $f_{SCL} \le 100 \text{ kHz}$ 4.7	230	ns
fscLSCL clock frequency0 $R_{pull-up}$ External pull-up resistor $f_{SCL} \le 100 \text{ kHz}$ t_{HDSTA} Hold time (repeated) START $f_{SCL} \le 100 \text{ kHz}$ 4.0 t_{OW} Low period of the SCL clock $f_{SCL} \le 100 \text{ kHz}$ 4.7	10	μA
$R_{pull-up}$ External pull-up resistor $f_{SCL} \le 100 \text{ kHz}$ t_{HDSTA} Hold time (repeated) START $f_{SCL} \le 100 \text{ kHz}$ 4.0 t_{LOW} Low period of the SCL clock $f_{SCL} \le 100 \text{ kHz}$ 4.7	50	pF
t_{HDSTA} Hold time (repeated) START $f_{SCL} \le 100 \text{ kHz}$ 4.0 t_{LOW} Low period of the SCL clock $f_{SCL} \le 100 \text{ kHz}$ 4.7	100	kHz
$t_{\rm Low}$ Low period of the SCL clock $f_{\rm SCL} \le 100 \text{ kHz}$ 4.7	$1000 \text{ ns} / \text{C}_{\text{b}}^{1}$	Ω
		μs
two High period of the SCL clock $f_{SCL} \leq 100 \text{ kHz}$ 4.0		μs
		μs
t_{SUSTA} Setup time for a repeated START $f_{\text{SCL}} \le 100 \text{ kHz}$ 4.7		μs
t_{HDDAT} Data hold time $f_{\text{SCL}} \le 100 \text{ kHz}$ 0	3.45	μs
t_{SUDAT} Data setup time $f_{SCL} \le 100 \text{ kHz}$ 250		ns
t_{SUSTO} Setup time for STOP condition $f_{\text{SCL}} \le 100 \text{ kHz}$ 4.0		μs
t_{BUF} Bus free time between STOP and START $f_{\text{SCL}} \le 100 \text{ kHz}$ 5		ms

 1 Cb = Capacitance of bus line in pF, typically in the range of 10...400 pF

Table 11. PC / SMBus Specification






Figure 23. PC / SMBus Timing

ADDRESS SELECTION

The address for I^2C communication can be configured by pulling address input pins A2, A1 and A0 either to GND (Logic Low) or leave them open (Logic High). An internal pull up resistor will cause the A2 / A1 / A0 pin to be in High Level if left open. A fixed addressing offset exists between the Controller and the EEPROM.

A1 A0		I2C Ac	ldress [*]
AI	AU	Controller	EEPROM
0	0	0xB0	0xA0
0	1	0xB2	0xA2
1	0	0xB4	0xA4
1	1	0xB6	0xA6
0	0	0xB8	0xA8
0	1	0xBA	0xAA
1	0	0xBC	0xAC
1	1	0xBE	0xAE
	0 1 1 0	0 0 0 1 1 0 1 1 0 0 0 0 0 1	A1 A0 Controller 0 0 0xB0 0 1 0xB2 1 0 0xB4 1 1 0xB6 0 0 0xB4 1 1 0xB6 0 0 0xB8 0 1 0xBA 1 0xBA 0xBA 0 1 0xBA 1 0 0xBC

* The LSB of the address byte is the R/W bit

Table 12. Address and Protocol Encoding

9.1 CONTROLLER AND EEPROM ACCESS

The controller and the EEPROM in the power supply share the same I2C bus physical layer (see Figure 24) and can be accessed under different addresses, see ADDRESS SELECTION.

The SDA/SCL lines are connected directly to the controller and EEPROM which are supplied by internal 3V3.

The EEPROM provides 256 bytes of user memory. None of the bytes are used for the operation of the power supply.




Figure 24 - I2C Bus to DSP and EEPROM



Asia-Pacific Euro +86 755 298 85888 +

Europe, Middle East +353 61 225 977 North America

+1 408 785 5200 BCD.00941_AA2

9.2 EEPROM PROTOCOL

The EEPROM follows the industry communication protocols used for this type of device. Even though page write / read commands are defined, it is recommended to use the single byte write / read commands.


WRITE

The write command follows the SMBus 1.1 Write Byte protocol. After the device address with the write bit cleared a first byte with the data address to write to is sent followed by the data byte and the STOP condition. A new START condition on the bus should only occur after 5ms of the last STOP condition to allow the EEPROM to write the data into its memory.

S Address W A Data Address	Α	Data	Α	Ρ	
----------------------------	---	------	---	---	--

READ

The read command follows the SMBus 1.1 Read Byte protocol. After the device address with the write bit cleared the data address byte is sent followed by a repeated start, the device address and the read bit set. The EEPROM will respond with the data byte at the specified location.



9.3 POWER MANAGEMENT BUS PROTOCOL


The Power Management Bus is an open standard protocol that defines means of communicating with power conversion and other devices. For more information, please see the System Management Interface Forum web site at: <u>www.powerSIG.org</u>.

Power Management Bus command codes are not register addresses. They describe a specific command to be executed. The PES1600-12-080NA supply supports the following basic command structures:


- Clock stretching limited to 1 ms
- SCL low time-out of >25 ms with recovery within 10 ms
- Recognized any time Start/Stop bus conditions

WRITE

The write protocol is the SMBus 1.1 Write Byte/Word protocol. Note that the write protocol may end after the command byte or after the first data byte (Byte command) or then after sending 2 data bytes (Word command).




In addition, Block write commands are supported with a total maximum length of 255 bytes.




READ

The read protocol is the SMBus 1.1 Read Byte/Word protocol. Note that the read protocol may request a single byte or word.



) Optional

In addition, Block read commands are supported with a total maximum length of 255 bytes.





9.4 POWER SUPPLY DIAGNOSTIC "EVENT RECORDER"

The power supply shall save the latest data and other pertinent data into nonvolatile memory when a critical event shuts down the power supply. This data shall be accessible via the Power Management Bus interface with an external source providing power to the 12Vstby output.

Critical Events to trigger an update to the Event Recorder includes:

- Output OVP
- Output OCP
- Input OV/UV Fault
- Fan fault
- OTP
- Other faults to cause output shutdown.

Refer to BCA.00199_PES1600-12-080NA Power Management Bus Communication Application Note for further information about the Power Management Bus commands to support this function.

9.5 FIRMWARE UPDATE

The power supply shall have the capability to update its firmware via the Power Management Bus interface while it is in standby mode. This FW can be updated when in the system and in standby mode and outside the system with power applied to the 12Vstby pins. BPS standard GUI supports the firmware upgrade function.

9.6 GRAPHICAL USER INTERFACE

Bel Power Solutions provides with its "I²C Utility" a Windows® XP/Vista/Win7 compatible graphical user interface allowing the programming and monitoring of the PES1600-12-080NA Front-End.

The utility can be downloaded on: <u>belfuse.com/power-solutions</u> and supports both the PSMI and Power Management Bus protocols.

The GUI allows automatic discovery of the units connected to the communication bus and will show them in the navigation tree. In the monitoring view the power supply can be controlled and monitored.

If the GUI is used in conjunction with the YTM.00103 Evaluation Board it is also possible to control the PSON_L pin(s) of the power supply.



Asia-Pacific Euro +86 755 298 85888

Europe, Middle East +353 61 225 977 North America +1 408 785 5200

BCD.00941_AA2

File Edit View Tools	Window Help		
- 🔶 Home	Se = 2		
	Note PEsticol / 2000k Pesticol / 2000k Pesticol / 2000k Pesticol / 2000k Volage 2000k 11.55V 11.57V Tampetatures Fans Model PEsticol / 2000k Volage 2000k 11.57V 11.87V Tampetatures Fans Model PEsticol / 2000k Current 7.75A 13.00A 34.9A T(SH) 58.9°C Date 17.37 Power 1775V 1994V/V 442.14V/W T(Du/L 38.8°C FW Revision 005 Ferrary 552.24V/2 4422.14V/# T(Du/L 38.8°C FW Revision 11/15: 1.2		
	Unit STATUS Registers V Apply Register Masks	»	Monitoring 🔗
	5 0 -	STATUS_INPUT VIN_OV_FAULT VIN_OV_WARNING VIN_UV_WARNING VIN_UV_FAULT	Status Yearametric Display Controls
	240 250 268 270 280 28 T VUT UV SAULT I FARS GOOD = MRF, SECOND = FOUL MAX, MARINE I F PAVE, GOOD = FOUL MAX, MARINE I F PAVE, FOUL MAX, MARINE I F PAVE, GOOD = FOUL MAX, MARINE I F PAVE,	VIN_OV_PADL1	W · O M ·
	240 250 260 270 280 290 P OUT OC FAULT	STATUS_MFR_SPECIFII	Log to File Controls
	CONTROL OF THE C	WFR_SPECIFIC_4 WFR_SPECIFIC_3 VSB_OC_FAULT VSB_UV_FAULT VSB_OV_FAULT	PMBus On Off PSON_L Lo Hi Use PEC
	240 250 250 270 280 25 STATUS TEMPERATUR 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	STATUS_FANS_1_2 FAN_1_FAULT FAN_2_FAULT FAN_2_WARNING FAN_2_WARNING FAN_2_WARNING	Faults Clear Fan Speed 20% Send Cmd Cmd
	240 250 260 270 280 287 Peterved Time [a]	FAN_2_OVERRIDE Reserved Reserved	
	Command Log 11-09 -001 00000000000000000000000000000	EXP Log to File TXT 12	RC HEX DEC CLR HLP
Configure	121-125-127-0270 0:23:33.112:W104 6D 121-125-0270 0:23:33.12:W104 63 F0 121-125-0270 0:23:33.12:W104 63 121-125-0270 0:23:33.12:W104 03 121-125-0270 0:25-027		
Simulate	21-七月-2017 09:23:33.128: W(B4) 8F 21-七月-2017 09:23:33.128: R(B4) 9B F0		
Program	121-157-2017 09:23:33.128: W104 90 21-157-2017 09:23:33.128: W104 92 21-157-2017 09:23:33.124: W104 96 21-157-2017 09:23:33.144: W104 96 04 22 CO 59 20 00		
Monitor	21-七月-2017 09:23:33.144: W(B4) 87 21-七月-2017 09:23:33.144: R(B4) 06 C1 6F 24 B2 40 00 PASS		×
Ready	ERROR: 12C write error!		

Figure 25. Monitoring dialog of the PC Utility

10. TEMPERATURE AND FAN CONTROL

To achieve best cooling results sufficient airflow through the supply must be ensured. Do not block or obstruct the air-flow at the rear of the supply by placing large objects directly at the output connector. The PES1600-12-080NA is pro-vided with a rear to front airflow, which means the air enters through the DC-output of the supply and leaves at the AC-inlet. The PES1600-12-080NA supply has been designed for horizontal operation.

The fan inside of the supply is controlled by a microprocessor. The rpm of the fan is adjusted to ensure optimal supply cooling and is a function of output power and the inlet temperature.

The fan oscillation shall be controlled such that associated sound power level variation falls within a band of 2.0 dBA (roughly 10% mean speed). This condition may be treated as steady state fan speed condition.

After the new load and/or cooling condition steady state is established, transition to the steady state fan speed shall take place within 60s.

The PES1600-12-080NA provides access via I²C to the measured temperatures of in total 4 sensors within the power supply, see *Table 13*. The microprocessor is monitoring these temperatures and if warning threshold of one of these sensors is reached it will set fan to maximum speed. If temperatures continue to rise above shut down threshold the main output V1 (or VSB if auxiliary converter is affected) will be disabled. At the same time the warning or fault condition is signalized accordingly through LED, PWOK_H and SMB_ALERT_L.

TEMPERATURE SENSOR	DESCRIPTION / CONDITION	POWER MANAGEMENT BUS REGISTER	WARNING THRESHOLD	SHUT DOWN THRESHOLD
Inlet air temperature	Sensor located on control board close to DC end of power supply	8Dh	63	68
Syn rectifier Mosfet	Sensor located close to Syn rectifier Mosfet	8Eh	110	115
Outlet air temperature	Sensor located on main board close to AC front of power supply	8Fh	80	85
PFC heat sink	Sensor located on PFC heat sink	EAh	96	101

Table 13. Temperature Sensor Location and Thresholds






Figure 27. Fan Speed vs. Main Output Load

Comment: The fan minimum speed is 6000RPM.



Europe, Middle East Asia-Pacific +86 755 298 85888

+353 61 225 977

North America +1 408 785 5200

BCD.00941_AA2

11. ELECTROMAGNETIC COMPATIBILITY

11.1 IMMUNITY

PARAMETER	DESCRIPTION / CONDITION	CRITERION
ESD Contact Discharge	EN 55024: 1998/A1: 2001/A2: 2003 using the IEC 61000-4-2: Edition 1.2: 2001-04 test standard and performance criteria B defined in Annex B of CISPR 24.	В
Radiated Electromagnetics Filed	EN55024: 1998/A1: 2001/A2: 2003 using the IEC 61000-4-3: Edition 2.1: 2002-09 test standard and performance criteria A defined in Annex B of CISPR 24	A
Burst	EN55024: 1998/A1: 2001/A2: 2003 using the IEC 61000-4-4: Second edition: 2004-07 test standard and performance criteria B defined in Annex B of CISPR 24	В
Surge*	The power supply shall be tested with the system for immunity to AC Unidirectional wave; 2kV line to ground and 1kV line to line, per EN 55024: 1998/A1: 2001/A2: 2003, EN 61000-4-5: Edition 1.1:2001-04	В
RF Conducted Immunity	IEC / EN 61000-4-6, Level 3, 10 Vrms, CW, 0.1 80 MHz	А
Harmonic Emissions	The power supply shall meet the requirements of EN61000-3-2	A
AC Flicker	IEC 61000-3-3, Vi = 230 VAC / 50Hz, 100% Load	Pass
Voltage Dips and Interruptions	EN55024: 1998/A1: 2001/A2: 2003 using the IEC 61000-4-11: Second Edition: 2004-03 test standard and performance criteria C defined in Annex B of CISPR 24, the load is 80%.	С

* The pass criteria include: No unsafe operation is allowed under any condition; all power supply output voltage levels to stay within proper spec levels; No change in operating state or loss of data during and after the test profile; No component damage under any condition.

The power supply shall comply with the limits defined in EN55024: 1998/A1: 2001/A2: 2003 using the IEC 61000-4-5: Edition 1.1:2001-04 test standard and performance criteria B defined in Annex B of CISPR 24

LEVEL	DESCRIPTION
А	The apparatus shall continue to operate as intended. No degradation of performance.
В	The apparatus shall continue to operate as intended. No degradation of performance beyond spec limits.
С	Temporary loss of function is allowed provided the function is self-recoverable or can be restored by the operation of the controls.

Table 14. Performance Criteria

11.2 EMISSION

PARAMETER	DESCRIPTION / CONDITION	CRITERION
Conducted Emission	EN 55022 / CISPR 22: 0.15 30 MHz, QP and AVG, single power supply	Class A
Conducted Emission	EN 55022 / CISPR 22: 0.15 30 MHz, QP and AVG, 2 power supplies in a system	Class A
Radiated Emission	EN 55022 / CISPR 22: 30 MHz 1 GHz, QP, single power supply	Class A
Radiated Emission	EN 55022 / CISPR 22: 30 MHz 1 GHz, QP, 2 power supplies in a system	Class A
Acoustical Noise	A-weighted sound power, 25°C, 50% Load	49dB



12. SAFETY / APPROVALS

Maximum electric strength testing is performed in the factory according to IEC/EN 60950, and UL 60950. Input-to-output electric strength tests should not be repeated in the field. Bel Power Solutions will not honor any warranty claims resulting from electric strength field tests.

PARAMETER	DESCRIPTION / CONDITION	NOTE
Agency Approvals	Approved to latest edition of the following standards: UL60950-1/CSA 60950-1 (USA / Canada) EN60950-1 (Europe) IEC60950-1 (International) CB Certificate & Report, IEC60950-1 (report to include all country national deviations) CE - Low Voltage Directive 2014/35/EC GB4943.1- CNCA Certification (China) CNS14336-1	Approved
	Input (L/N) to chassis (PE)	Basic
Isolation Strength	Input (L/N) to output	Reinforced
	Output to chassis	None (Direct connection)
Floatriad Strongth Toot	Input to output	4242 VDC
Electrical Strength Test	Input to chassis	2121 VDC

Comment: All printed wiring boards and all connectors meet UL94V-0 level.

13. ENVIRONMENTAL

Power supply shall meet the thermal requirements under the load and environmental condition identified in each table. Even though the table addresses only the exhaust air temperature, all other components in the power supply shall also meet their temperature specifications and lifetime requirements.

The power supply must meet UL enclosure requirements for temperature rise limits. All sides of the power supply with exception to the air exhaust side must be classified as "Handle, knobs, grips, etc. held for short periods of time only".

In case the exit air temperature requirement cannot be met, the power supply must have a warning label for high touch temperature that is in compliance with IEC/UL 60950-1 and additionally 85°C rated power cords must also be used with this power supply.

ITEM	DESCRIPTION	MIN	MAX	UNITS
Load	Maximum typical load under redundant configurations		890	W
Top1	Operating temperature range; 900m	0	55	°C
Top2	Operating temperature range; 3050m	0	50	°C
Texit	Maximum exit air temperature		68	°C
Tnon-op	Non-operating temperature range	-40	70	°C
Altitude1	Maximum operating altitude; 50°C inlet		3050	meters
Altitude2	Maximum operating altitude; 55°C inlet		900	meters

Table 15. Requirements for Redundant Power Supply Configuration



Asia-Pacific +86 755 298 85888

Europe, Middle East +353 61 225 977

ITEM	DESCRIPTION	MIN	MAX	UNITS
Load	Maximum rated output load		1600	W
Top1	Operating temperature range; 900m	0	45	°C
Top2	Operating temperature range; 3050m	0	40	°C
Texit	Maximum exit air temperature		68	°C
Tnon-op	Non-operating temperature range	-40	70	°C
Altitude1	Maximum operating altitude; 40°C inlet		3050	meters
Altitude2	Maximum operating altitude; 45°C inlet		900	meters

Table 16. Requirements for Non-Redundant Power Supply Configuration (Typical System Ambient)

ITEM	DESCRIPTION	MIN	MAX	UNITS
Load	Maximum rated output load		1600	W
Top1	Operating temperature range; 900m	0	55	°C
Top2	Operating temperature range; 3050m	0	50	°C
Texit	Maximum exit air temperature		68	°C
Tnon-op	Non-operating temperature range	-40	70	°C
Altitude1	Maximum operating altitude; 50°C inlet		3050	meters
Altitude2	Maximum operating altitude; 55°C inlet		900	meters

Table 17. Requirements for Non-Redundant Power Supply Configuration (High System Ambient)

13.1 HUMIDITY

Operating: To 85% relative humidity (non-condensing)

Non-Operating: To 95% relative humidity (non-condensing)

NOTE: 95% relative humidity is achieved with a dry bulb temperature of 55°C and a wet bulb temperature of 54°C.

13.2 ALTITUDE

Operating: To 3050 m (Maximum operating altitude 5000 meters and the Maximum operating temperature to 40°C.) **Non-operating:** To 15200 m

13.3 SHOCK AND VIBRATION

13.3.1 RANDOM VIBRATION – OPERATING

Sample Size: For all product classes and categories, the minimum number of samples shall be 3 devices.

Test Method: The devices shall be tested per the methods described in IEC 60068-2-64, Environmental testing - Part 2: Test methods - Test Fh: Vibration, broad-band random (digital control) and guidance. Each device shall be tested in three axes for a minimum of 30 minutes per axis. The device shall be powered for the duration of the test at nominal input voltage and no load. For operating vibration testing, see *Figure 28*.






Figure 28. Class II PCDs Operating Vibration Test: Acceleration vs Frequency

Frequency	Frequency Class I Acceleration Specification Class II Acc		Class II Accelerat	tion Specification
Hz	(m/s²)²/Hz	G²/Hz	(m/s²)²/Hz	G²/Hz
10	0.022	0.000229	0.1	0.00046
30	0.20	0.0021	2	0.0052
200	0.20	0.0021	2	0.0052
500	0.0052	0.000054	0.2	0.0001
	Grms = 0.71		Grms	= 2.40

The total acceleration for Class II PCDs is approximately 2.4g rms (See Table 18)

Table 18. Operation Vibration Profile Charts

Pass Criteria: Each power and signal output of each unit under test shall be monitored continuously during the test. Sampling at greater than 1 millisecond periods is not permitted. The units under test shall operate within specification during the entire test.

13.3.2 **RANDOM VIBRATION - NON-OPERATING**

Sample Size: For all product categories and product classes, the minimum number of samples shall be 3 devices packaged in their fully populated, bulk shipping package or individual packages of product.

Test Method: The devices shall be tested per the methods described in IEC 60068-2-64, Environmental testing -Part 2: Test methods - Test Fh: Vibration, broad-band random (digital control) and guidance, with the acceleration spectral density curves provided in this document. The products are in the shipping packaging for this test. For non-operating vibration testing, see Table 19. Each shipping package shall be tested in three axes for a minimum of 30 minutes per axis.



Asia-Pacific Europe, Middle East **North America** +86 755 298 85888 +353 61 225 977

+1 408 785 5200 BCD.00941_AA2

The total acceleration for Class II PCDs is approximately 3.8g rms (See Table 19).

Frequency	Class I Acceleration	on Specification	Class II Accelerat	tion Specification
Hz	(m/s²)²/Hz	G²/Hz	(m/s²)²/Hz	G²/Hz
5	1	0.01	5	0.0052
200	1	0.01	5	0.0052
500	0.03	0.003	0.3	0.003
	Grms = 1	1.90	Grms :	= 3.80

Table 19. Non-Operating Vibration Profile Charts

Pass Criteria: At the conclusion of all three axes of testing, the products shall be unpackaged and visually inspected for any signs of damage. Only minor cosmetic damage that does not affect form, fit or function is allowed. Bent connector pins, damaged switches, damaged handles, labels with impaired readability, or bent or deformed sheet metal are not allowed. All units shall also pass a functional test. There are no requirements on the condition of the shipping package.

13.3.3 SHOCK – OPERATING

Sample Size: For all product types and product classes, the minimum number of samples shall be three devices.

Test Method: The devices shall be tested per the methods described in IEC 60068-2-27, Environmental Testing-Part 2.27 Test Ea and guidance: Shock. Each tested device shall be exposed to three shocks in each of 3 axes. The amplitude of each shock shall be no less than 30 g with a half sine wave shape and a duration of 11mS.

Pass Criteria: Each power and signal output of each unit under test shall be monitored continuously during the test. Sampling at greater than 1 millisecond periods is not permitted. The units under test shall operate within specification during the entire test.

13.3.4 THERMAL SHOCK (SHIPPING)

Non-operating: -40°C to +70°C, 50 cycles, 30° C/min. \geq transition time \geq 15°C/min., duration of exposure to temperature extremes for each half cycle shall be 30 minutes.

14. RELIABILITY

PARAM	IETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
MTBF	Mean time between failure	$T_A = 40^{\circ}C$, 75% load, according Telcordia SR-332, issue 2	250			kh


Comment: All components de-rating follow IPC9592B.

15. MECHANICAL

PARA	METER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
		Width		80		mm
	Dimensions	Heigth		40		mm
		Depth		195		mm
т	Weight			1		kg

Tolerance unless otherwise stated: 0.5-30 mm: +/-0.3 mm; 30-120 mm: +/-0.4 mm; 120-400 mm: +/-0.5 mm.









Asia-Pacific +86 755 298 85888

Europe, Middle East +353 61 225 977 North America

+1 408 785 5200 BCD.00941_AA2




Figure 30. Front view




Figure 31. Rear view

16. CONNECTORS

AC inlet IEC 60320 C20 AC cord requirement Wire size		
AC cord requirement Wire size		
	16	AWG
Output connector 36 Power + 24 signals Pins PCB card edge		
Mating output connector Manufacturer : FCI Electronics Manufacturer P/N: 10130248-005LF BEL P/N: ZES.00678		

PIN	SIGNAL NAME	DESCRIPTION	Mating Sequence ⁴
P1 ~ P10 P29 ~ P36	GND GND	Power and signal ground (return)	1
P11 ~ P18 P19 ~ P28	V1 V1	+12VDC main output	2
S1 S2	A0 A1	I ² C address selection input	1 1
S3, S4	VSB	+12V Standby positive output (as pins S3, S4)	1
S 5	Hot_ Standby	Hot standby Bus	1
S6	ISHARE	Analog current share bus	1
S7	VIN_OK _H	Input OK signal output, active-high	1
S8	PRESENT_L	Power supply seated, active-low	3
S9	A2	I ² C address selection input	1
S10 ~ S15	GND	Power and signal ground (return)	1
S16	PWOK_H	Power OK signal output, active-high	1
S17	V1_SENSE	Main output positive sense	1
S18	V1_SENSE_R	Main output negative sense	1
S19	SMB_ALERT_L	SMB Alert signal output, active-low	1
S20	PSON_L	Power supply on input, active-low	3
S21, S22	VSB	+12V Standby positive output (as pins S3, S4)	1
S23	SCL	I ² C clock signal line	1
S24	SDA	I ² C data signal line	1

Table 20. Output connector pin assignment

⁴ 1 = First, 3 = Last, given by different card edge finger pin lengths and mating connector pin arrangement



17. ACCESSORIES

ITEM	DESCRIPTION	ORDERING PART NUMBER	SOURCE
	I ² C Utility Windows XP/Vista/7 compatible GUI to program, control and monitor Front-End power supplies (and other I ² C units)	N/A	belfuse.com/power-solutions
	Evaluation Board Connector board to operate PES1600-12-080NA. Includes an on- board USB to I ² C converter (use I ² C Utility as desktop software).	YTM.00103	belfuse.com/power-solutions

Maximum electric strength testing is performed in the factory according to IEC/EN 60950, and UL 60950. Input-to-output electric strength tests should not be repeated in the field. Bel Power Solutions will not honor any warranty claims resulting from electric strength field tests.

For more information on these products consult: tech.support@psbel.com

NUCLEAR AND MEDICAL APPLICATIONS - Products are not designed or intended for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems. TECHNICAL REVISIONS - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.



 Asia-Pacific
 Europe, Middle East

 +86 755 298 85888
 +353 61 225 977
 +

North America +1 408 785 5200

BCD.00941_AA2

31



ООО "ЛайфЭлектроникс"

ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 3010181090000000703 БИК 044030703

Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

Мы предлагаем:

- Конкурентоспособные цены и скидки постоянным клиентам.
- Специальные условия для постоянных клиентов.
- Подбор аналогов.
- Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.
- Приемлемые сроки поставки, возможна ускоренная поставка.
- Доставку товара в любую точку России и стран СНГ.
- Комплексную поставку.
- Работу по проектам и поставку образцов.
- Формирование склада под заказчика.
- Сертификаты соответствия на поставляемую продукцию (по желанию клиента).
- Тестирование поставляемой продукции.
- Поставку компонентов, требующих военную и космическую приемку.
- Входной контроль качества.
- Наличие сертификата ISO.

В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- Регистрацию проекта у производителя компонентов.
- Техническую поддержку проекта.
- Защиту от снятия компонента с производства.
- Оценку стоимости проекта по компонентам.
- Изготовление тестовой платы монтаж и пусконаладочные работы.



Тел: +7 (812) 336 43 04 (многоканальный) Email: org@lifeelectronics.ru

www.lifeelectronics.ru