

18-Bit, 2 MSPS SAR ADC

AD7641

FEATURES

APPLICATIONS

Medical instruments High speed data acquisition/high dynamic data acquisition Digital signal processing Spectrum analysis Instrumentation Communications ATE

GENERAL DESCRIPTION

The AD7641 is an 18-bit, 2 MSPS, charge redistribution SAR, fully differential, analog-to-digital converter (ADC) that operates from a single 2.5 V power supply. The part contains a high speed, 18-bit sampling ADC, an internal conversion clock, an internal reference (and buffer), error correction circuits, and both serial and parallel system interface ports. It features two very high sampling rate modes (wideband warp and warp) and a fast mode (normal) for asynchronous rate applications. The AD7641 is hardware factory calibrated and tested to ensure ac parameters, such as signal-to-noise ratio (SNR), in addition to the more traditional dc parameters of gain, offset, and linearity. The AD7641 is available in Pb-free only packages with operation specified from −40°C to +85°C.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM

Table 1. PulSAR® Selection

PRODUCT HIGHLIGHTS

- 1. **Fast Throughput.** The AD7641 is a 2 MSPS, charge redistribution,
- 18-bit SAR ADC. 2. **Superior Linearity.**
	- The AD7641 has no missing 18-bit code.
- 3. **Internal Reference.** The AD7641 has a 2.048 V internal reference with a typical drift of ±10 ppm/°C and an on-chip TEMP sensor.
- 4. **Single-Supply Operation.** The $AD7641$ operates from a 2.5 V single supply.
- 5. **Serial or Parallel Interface.**

Versatile parallel (16- or 8-bit bus) or 2-wire serial interface arrangement compatible with 2.5 V, 3.3 V, or 5 V logic.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2006 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

REVISION HISTORY

1/06-Revision 0: Initial Version

SPECIFICATIONS

AVDD = DVDD = 2.5 V; OVDD = 2.3 V to 3.6 V; VREF = 2.5 V; all specifications T_{MIN} to T_{MAX} , unless otherwise noted.

Table 2.

¹ When using an external reference. With the internal reference, the input range is −0.1 V to V_{REF}.
² See Analog Inputs section.
³ Linearity is tested using endnotes, not best fit.

⁴ LSB means least significant bit. With the ±2.048 V input range, 1 LSB is 15.63 μV.
⁵ See Voltage Reference Input section. These specifications do not include the err

 5 Se[e Voltage Reference Input section.](#page-17-1) These specifications do not include the error contribution from the external reference.
6 All specifications in dB are referred to a full-scale input ES. Tested with an input sign

⁶ All specifications in dB are referred to a full-scale input FS. Tested with an input signal at 0.5 dB below full-scale, unless otherwise specified.
⁷ Parallel or serial 18-bit

⁷ Parallel or serial 18-bit.

 8 Conversion results are available immediately after completed conversion.
9 See the Absolute Maximum Batings section

⁹ See the Absolute Maximum Ratings section.

¹⁰ In warp mode. Tested in parallel reading mode.

11 With internal reference, PDREF and PDBUF are low; without internal reference, PDREF and PDBUF are high.
¹² With all digital inputs forced to OVDD.

13 Consult sales for extended temperature range.

TIMING SPECIFICATIONS

AVDD = DVDD = 2.5 V; OVDD = 2.3 V to 3.6 V; VREF = 2.5 V; all specifications T_{MIN} to T_{MAX} , unless otherwise noted.

Table 3.

1 See th[e Conversion Control section.](#page-19-2)

² All timings for wideband warp mode are the same as warp mode.

³ In warp mode only, the maximum time between conversions is 1 ms; otherwise, there is no required maximum time.
⁴ See the Digital Interface section and the RESET section

⁴ See the Digital Interface section and the RESET section.

⁵ In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C_L of 10 pF; otherwise, the load is 60 pF maximum.

 6 In serial master read during convert mode. See [Table 4 fo](#page-5-1)r serial master read after convert mode timing specifications.

Table 4. Serial Clock Timings in Master Read After Convert Mode

σ DIVSCLK[1]		0				
DIVSCLK[0]	Symbol	0		0		Unit
SYNC to SCLK First Edge Delay Minimum	t_{18}	0.5				ns
Internal SCLK Period Minimum	t_{19}	8	16	32	64	ns
Internal SCLK Period Maximum	t_{19}	14	26	52	103	ns
Internal SCLK High Minimum	t_{20}		6	15	31	ns
Internal SCLK Low Minimum	t_{21}	3		16	32	ns
SDOUT Valid Setup Time Minimum	t_{22}				5	ns
SDOUT Valid Hold Time Minimum	t_{23}	0	0.5	10	28	ns
SCLK Last Edge to SYNC Delay Minimum	t_{24}	0	0.5	9	26	ns
BUSY High Width Maximum	t_{24}	0.630	0.870	1.350	2.28	μs

04761-002 **NOTE IN SERIAL INTERFACE MODES, THE SYNC, SCLK, AND SDOUT TIMING ARE DEFINED WITH A MAXIMUM LOAD CL OF 10pF; OTHERWISE, THE LOAD IS 60pF MAXIMUM.**

Figure 2. Load Circuit for Digital Interface Timing, SDOUT, SYNC, and SCLK Outputs, $C_l = 10$ pF

Figure 3. Voltage Reference Levels for Timing

ABSOLUTE MAXIMUM RATINGS

Table 5.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

1 Se[e Analog Inputs section.](#page-16-1) 2 S[ee Voltage Reference Input section.](#page-17-1) ³ Specification is for the device in free air: 48-Lead LQFP; $θ_{JA} = 91°C/W$, $θ_{JC} = 30°C/W$. ⁴ Specification is for the device in free air: 48-Lead LFCSP; $θ_{JA} = 26°C/W$.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 6. Pin Function Descriptions

¹ AI = analog input; AI/O = bidirectional analog; AO = analog output; DI = digital input; DI/O = bidirectional digital; DO = digital output; P = power.

Table 7. Data Bus Interface Definition

TERMINOLOGY

Integral Nonlinearity Error (INL)

Linearity error refers to the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs ½ LSB before the first code transition. Positive full scale is defined as a level 1½ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line.

Differential Nonlinearity Error (DNL)

In an ideal ADC, code transitions are 1 LSB apart. Differential nonlinearity is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

Gain Error

The first transition (from 000…00 to 000…01) should occur for an analog voltage ½ LSB above the nominal negative full scale (−2.0479922 V for the ±2.048 V range). The last transition (from 111…10 to 111…11) should occur for an analog voltage 1½ LSB below the nominal full scale (+2.0479766 V for the ±2.048 V range). The gain error is the deviation of the difference between the actual level of the last transition and the actual level of the first transition from the difference between the ideal levels.

Zero Error

The zero error is the difference between the ideal midscale input voltage (0 V) and the actual voltage producing the midscale output code.

Dynamic Range

It is the ratio of the rms value of the full scale to the rms noise measured with the inputs shorted together. The value for dynamic range is expressed in decibels.

Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels.

Signal to (Noise + Distortion) Ratio (SINAD)

SINAD is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels.

Spurious-Free Dynamic Range (SFDR)

The difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal.

Effective Number of Bits (ENOB)

ENOB is a measurement of the resolution with a sine wave input. It is related to SINAD and is expressed in bits by

 $ENOB = [(SINAD_{dB} - 1.76)/6.02]$

Aperture Delay

Aperture delay is a measure of the acquisition performance and is measured from the falling edge of the CNVST input to when the input signal is held for a conversion.

Transient Response

The time required for the AD7641 to achieve its rated accuracy after a full-scale step function is applied to its input.

Reference Voltage Temperature Coefficient

It is derived from the typical shift of output voltage at 25°C on a sample of parts maximum and minimum reference output voltage (V_{REF}) measured at T_{MIN} , $T(25^{\circ}C)$, and T_{MAX} . It is expressed in ppm/°C using

$$
TCV_{REF}\left(\text{ppm/}^{\circ}\text{C}\right) = \frac{V_{REF}\left(Max\right) - V_{REF}\left(Min\right)}{V_{REF}\left(25^{\circ}\text{C}\right) \times \left(T_{MAX} - T_{MIN}\right)} \times 10^{6}
$$

where:

 $V_{REF}(Max) =$ Maximum V_{REF} at T_{MIN} , $T(25^{\circ}C)$, or T_{MAX} $V_{REF}(Min) =$ Minimum V_{REF} at T_{MIN} , $T(25^{\circ}C)$, or T_{MAX} V_{REF} (25°C) = V_{REF} at 25°C $T_{MAX} = +85$ °C

$$
T_{\text{MIN}} = -40\text{\textdegree{}C}
$$

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 7. Typical Reference Voltage Output vs. Temperature (3 Units)

Figure 10. Zero Error, Positive and Negative Full Scale vs. Temperature

–55 125

04761

–35 –15 5 25 45 65 85 105

TEMPERATURE (°C)

–20

–18

Figure 17. SNR and SINAD vs. Input Level (Referred to Full Scale)

Figure 18. Power-Down Operating Currents vs. Temperature

Figure 20. Typical Delay vs. Load Capacitance CL

APPPLICATIONS INFORMATION

CIRCUIT INFORMATION

The AD7641 is a very fast, low power, single-supply, precise 18-bit ADC using successive approximation architecture. The AD7641 features different modes to optimize performances according to the applications. In warp mode, the AD7641 is capable of converting 2,000,000 samples per second (2 MSPS).

The AD7641 provides the user with an on-chip track-and-hold, successive approximation ADC that does not exhibit any pipeline or latency, making it ideal for multiple multiplexed channel applications.

The AD7641 can operate from a single 2.5 V supply and interface to either 5 V, 3.3 V, or 2.5 V digital logic. It is housed in a 48-lead LQFP package or a tiny 48-lead LFCSP package, which combines space savings with flexibility and allows the AD7641 to be configured as either a serial or a parallel interface. The AD7641 is pin-to-pin-compatible and is a speed upgrade of the [AD7674,](http://www.analog.com/en/prod/0%2C2877%2CAD7674%2C00.html) [AD7678,](http://www.analog.com/en/prod/0%2C2877%2CAD7678%2C00.html) and [AD7679](http://www.analog.com/en/prod/0%2C2877%2CAD7679%2C00.html).

CONVERTER OPERATION

The AD7641 is a successive approximation ADC based on a charge redistribution DAC. [Figure 21](#page-14-1) shows the simplified schematic of the ADC. The capacitive DAC consists of two identical arrays of 16 binary weighted capacitors that are connected to the two comparator inputs.

During the acquisition phase, terminals of the array tied to the comparator's input are connected to AGND via SW+ and SW−. All independent switches are connected to the analog inputs. Therefore, the capacitor arrays are used as sampling capacitors and acquire the analog signal on the IN+ and IN− inputs. A conversion phase is initiated once the acquisition phase is complete and the CNVST input goes low. When the conversion phase begins, SW+ and SW− are opened first. The two capacitor arrays are then disconnected from the inputs and connected to the REFGND input. Therefore, the differential voltage between the inputs (IN+ and IN−) captured at the end of the acquisition phase is applied to the comparator inputs, causing the

comparator to become unbalanced. By switching each element of the capacitor array between REFGND and REF, the comparator input varies by binary weighted voltage steps ($V_{REF}/2$, $V_{REF}/4$ through $V_{REF}/131072$). The control logic toggles these switches, starting with the MSB first, to bring the comparator back into a balanced condition. After the completion of this process, the control logic generates the ADC output code and brings BUSY output low.

MODES OF OPERATION

The AD7641 features three modes of operations: wideband warp, warp, and normal. Each of these modes is more suitable for specific applications.

The wideband warp (WARP = high, $\overline{\text{NORMAL}}$ = high) and warp (WARP = high, \overline{NORMAL} = low) modes allow the fastest conversion rate of up to 2 MSPS. However, in these modes, the full specified accuracy is guaranteed only when the time between conversions does not exceed 1 ms. If the time between two consecutive conversions is longer than 1 ms (for instance after power-up), the first conversion result should be ignored. These modes make the AD7641 ideal for applications where both high accuracy and fast sample rates are required. Wideband warp mode offers slightly improved linearity and THD over warp mode.

Normal mode $(NORMAL = low, WARP = low)$ is the fastest mode (1.5 MSPS) without any limitation on time between conversions. This mode makes the AD7641 ideal for asynchronous applications, such as data acquisition systems, where both high accuracy and fast sample rates are required.

TRANSFER FUNCTIONS

Using the $OB/2C$ digital input, except in 18-bit interface mode, the AD7641 offers two output codings: straight binary and twos complement. The LSB size with $V_{REF} = 2.048$ V is $2 \times V_{REF}/$ 262,144, which is 15.623 μV. Refer to [Figure 22](#page-15-1) and [Table 8](#page-15-2) for the ideal transfer characteristic.

Figure 22. ADC Ideal Transfer Function

Table 8. Output Codes and Ideal Input Voltages

¹ This is also the code for overrange analog input (V_{IN+} – V_{IN}− above

+V_{REF} − V_{REFGND}).
² This is also the code for underrange analog input (V_{IN+} − V_{IN−} below $-V_{REF} + V_{REFGND}$).

04761-023

04761-023

1. SEE ANALOG INPUTS SECTION.

2. THE AD8021 IS RECOMMENDED. SEE DRIVER AMPLIFIER CHOICE SECTION.

3. THE CONFIGURATION SHOWN IS USING THE INTERNAL REFERENCE. SEE VOLTAGE REFERENCE INPUT SECTION. 4. A 10µF CERAMIC CAPACITOR (X5R, 1206 SIZE) IS RECOMMENDED (FOR EXAMPLE, PANASONIC ECJ3YB0J106M).

SEE VOLTAGE REFERENCE INPUT SECTION.

5. OPTION, SEE POWER SUPPLY SECTION.
6. OPTION, SEE POWER-UP <u>SEC</u>TION.
7. OPTIONAL LOW JITTER CNVST, SEE CONVERSION CONTROL SECTION.

Figure 23. Typical Connection Diagram

TYPICAL CONNECTION DIAGRAM

[Figure 23](#page-15-7) shows a typical connection diagram for the AD7641. Different circuitry shown in this diagram is optional and is discussed in the following sections.

ANALOG INPUTS

[Figure 24](#page-16-2) shows an equivalent circuit of the input structure of the AD7641.

The two diodes, D_1 and D_2 , provide ESD protection for the analog inputs IN+ and IN−. Care must be taken to ensure that the analog input signal never exceeds the supply rails by more than 0.3 V, because this causes the diodes to become forwardbiased and start conducting current. These diodes can handle a forward-biased current of 100 mA maximum. For instance, these conditions could eventually occur when the input buffer's U1 or U2 supplies are different from AVDD. In such a case, an input buffer with a short-circuit current limitation can be used to protect the part.

Figure 24. AD7641 Simplified Analog Input

The analog input of the AD7641 is a true differential structure. By using this differential input, small signals common to both inputs are rejected, as shown in [Figure 25](#page-16-3), representing the typical CMRR over frequency with internal and external references.

Figure 25. Analog Input CMRR vs. Frequency

During the acquisition phase for ac signals, the impedance of the analog inputs, IN+ and IN−, can be modeled as a parallel combination of capacitor C_{PIN} and the network formed by the series connection of R_{IN} and C_{IN} . C_{PIN} is primarily the pin capacitance. R_{IN} is typically 175 Ω and is a lumped component comprised of some serial resistors and the on resistance of the

switches. C_{IN} is typically 12 pF and is mainly the ADC sampling capacitor. During the conversion phase, when the switches are opened, the input impedance is limited to C_{PN} . R_{IN} and C_{IN} make a 1-pole, low-pass filter that has a typical −3 dB cutoff frequency of 50 MHz, thereby reducing an undesirable aliasing effect and limiting the noise coming from the inputs.

Because the input impedance of the AD7641 is very high, the AD7641 can be directly driven by a low impedance source without gain error. To further improve the noise filtering achieved by the AD7641 analog input circuit, an external 1-pole RC filter between the amplifier's outputs and the ADC analog inputs can be used, as shown in [Figure 23](#page-15-7). However, large source impedances significantly affect the ac performance, especially the total harmonic distortion (THD). The maximum source impedance depends on the amount of THD that can be tolerated. The THD degrades as a function of the source impedance and the maximum input frequency.

MULTIPLEXED INPUTS

When using the full 2 MSPS throughput in multiplexed applications for a full-scale step, the RC filter, as shown in [Figure 23](#page-15-7), does not settle in the required acquisition time, ts. These values are chosen to optimize the best SNR perform-ance of the AD7641. To use the full 2 MSPS throughput in multiplexed applicaitons, the RC should be adjusted to satisfy ts (which is $\sim 8.5 \times RC$ time constant). However, lowering R and C increases the RC filter bandwidth and allows more noise into the AD7641, which degrades SNR. To preserve the SNR performance in these applications using the RC filter shown in [Figure 23](#page-15-7), the AD7641 should be run with $t_8 > 350$ ns; or approximately $1/(t_7 + t_8) \sim 1.35$ MSPS in wideband and warp modes.

DRIVER AMPLIFIER CHOICE

Although the AD7641 is easy to drive, the driver amplifier needs to meet the following requirements:

• For multichannel, multiplexed applications, the driver amplifier and the AD7641 analog input circuit must be able to settle for a full-scale step of the capacitor array at an 18-bit level (0.0004%). In the amplifier's data sheet, settling at 0.1% to 0.01% is more commonly specified. This could differ significantly from the settling time at a 18-bit level and should be verified prior to driver selection. The [AD8021](http://www.analog.com/Analog_Root/productPage/productHome/0,2121,AD8021,00.html) op amp, which combines ultralow noise and high gain bandwidth, meets this settling time requirement even when used with gains up to 13.

• The noise generated by the driver amplifier needs to be **Single-to-Differential Driver** kept as low as possible to preserve the SNR and transition noise performance of the AD7641. The noise coming from the driver is filtered by the AD7641 analog input circuit 1-pole, low-pass filter made by R_{IN} and C_{IN} or by the external filter, if one is used. The SNR degradation due to the amplifier is

$$
SNR_{LOSS} = 20\log \left(\frac{30}{\sqrt{900 + \frac{\pi f_{-3dB}}{2} (Ne_{N+})^2 + \frac{\pi f_{-3dB}}{2} (Ne_{N-})^2}} \right)
$$

where:

f–3dB is the input bandwidth of the AD7641 (50 MHz) or the cutoff frequency of the input RC filter shown in [Figure 23](#page-15-7) (3.9 MHz), if one is used.

N is the noise factor of the amplifier (1 in buffer configuration).

eN+ and *eN−* are the equivalent input voltage noise densities of the op amps connected to IN+ and IN–, in $\frac{N}{\sqrt{Hz}}$. This approximation can be used when the resistances used around the amplifier are small. If larger resistances are used, their noise contributions should also be root-sum squared.

For instance, when using op amps with an equivalent input drift internal voltage reference or an external reference. noise density of 2.1 nV/ \sqrt{Hz} , such as the [AD8021](http://www.analog.com/en/prod/0%2C2877%2CAD8021%2C00.html), with a noise gain of 1 when configured as a buffer, degrades the SNR by only 0.25 dB when using the RC filter in [Figure 23](#page-15-7), and by 2.5 dB without it.

• The driver needs to have a THD performance suitable to **Internal Reference (PDBUF = Low, PDREF = Low)** that of the AD7641. [Figure 13](#page-12-0) gives the THD vs. frequency that the driver should exceed.

The [AD8021](http://www.analog.com/Analog_Root/productPage/productHome/0%2C2121%2CAD8021%2C00.html) meets these requirements and is appropriate for results in a 2.048 V reference on the REF pin. almost all applications. The [AD8021](http://www.analog.com/Analog_Root/productPage/productHome/0%2C2121%2CAD8021%2C00.html) needs a 10 pF external compensation capacitor that should have good linearity as an NPO ceramic or mica type. Moreover, the use of a noninverting 1 gain arrangement is recommended and helps to obtain the best signal-to-noise ratio.

The [AD8022](http://www.analog.com/Analog_Root/productPage/productHome/0%2C2121%2CAD8022%2C00.html) can also be used when a dual version is needed and a gain of 1 is present. The [AD829](http://www.analog.com/Analog_Root/productPage/productHome/0%2C2121%2CAD829%2C00.html) is an alternative in applications where high frequency (above 100 kHz) performance is not required. In applications with a gain of 1, an 82 pF compensation capacitor is required. The [AD8610](http://www.analog.com/Analog_Root/productPage/productHome/0%2C2121%2CAD8610%2C00.html) is an option Because the output impedance of REFBUFIN is typically when low bias current is needed in low frequency applications.

For applications using unipolar analog signals, a single-endedto-differential driver, as shown in [Figure 26](#page-17-3), allows for a differential input into the part. This configuration, when provided an input signal of 0 to VREF, produces a differential \pm VREF with midscale at VREF/2. The 1-pole filter using R = 10 Ω and C = 1 nF provides a corner frequency of 16 MHz.

If the application can tolerate more noise, the [AD8139](http://www.analog.com/en/prod/0%2C2877%2CAD8139%2C00.html) differential driver can be used.

Figure 26. Single-Ended-to-Differential Driver Circuit (Internal Reference Buffer Used)

VOLTAGE REFERENCE INPUT

The AD7641 allows the choice of either a very low temperature

Unlike many ADCs with internal references, the internal reference of the AD7641 provides excellent performance and can be used in almost all applications.

To use the internal reference, the PDREF and PDBUF inputs must both be low. This produces a 1.2 V band gap output on REFBUFIN, which is amplified by the internal buffer and

The internal reference is temperature compensated to 2.048 V \pm 10 mV. The reference is trimmed to provide a typical drift of 10 ppm/°C. This typical drift characteristic is shown in [Figure 7](#page-11-1).

The output resistance of REFBUFIN is $6.33 \text{ k}\Omega$ (minimum) when the internal reference is enabled. It is necessary to decouple this with a ceramic capacitor greater than 100 nF. Therefore, the capacitor provides an RC filter for noise reduction.

6.33 kΩ, relative humidity (among other industrial contaminates) can directly affect the drift characteristics of the reference. Typically, a guard ring is used to reduce the effects of drift under such circumstances.

However, because the AD7641 has a fine lead pitch, guarding this node is not practical. Therefore, in these industrial and other types of applications, it is recommended to use a conformal coating, such as Dow Corning® 1-2577 or HumiSeal® 1B73.

External 1.2 V Reference and Internal Buffer (PDBUF =
Low, PDREF = High)

To use an external reference along with the internal buffer, PDREF should be high and PDBUF should be low. This powers down the internal reference and allows the 1.2 V reference to be applied to REFBUFIN, producing 2.048 V (typically) on the REF pin.

To use an external 2.5 V reference directly on the REF pin, PDREF and PDBUF should both be high.

For improved drift performance, an external reference, such as the [AD780](http://www.analog.com/en/prod/0%2C2877%2CAD780%2C00.html) or [ADR431](http://www.analog.com/en/prod/0%2C2877%2CADR431%2C00.html), can be used. The advantages of directly The TEMP pin measures the temperature of the AD7641. To using the external voltage reference are:

The SNR and dynamic range improvement (about 1.7 dB) resulting from the use of a reference voltage very close to the supply (2.5 V) instead of a typical 2.048 V reference when the internal reference is used. This is calculated by

$$
SNR = 20\log\left(\frac{2.048}{2.50}\right)
$$

The power savings when the internal reference is powered down (PDREF high).

PDREF and PDBUF power down the internal reference and the internal reference buffer, respectively. The input current of PDREF and PDBUF should never exceed 20 mA. This can occur when the driving voltage is above AVDD (for instance, at power-up). In this case, a 125 $Ω$ series resistor is recommended.

Reference Decoupling

Whether using an internal or external reference, the AD7641 voltage reference input (REF) has a dynamic input impedance; therefore, it should be driven by a low impedance source with efficient decoupling between the REF and REFGND inputs. This decoupling depends on the choice of the voltage reference but usually consists of a low ESR capacitor connected to REF and REFGND with minimum parasitic inductance. A 10 μF (X5R, 1206 size) ceramic chip capacitor (or 47 μF tantalum capacitor) is appropriate when using either the internal reference or one of the recommended reference voltages.

The placement of the reference decoupling is also important to the performance of the AD7641. The decoupling capacitor should be mounted on the same side as the ADC right at the REF pin with a thick PCB trace. The REFGND should also connect to the reference decoupling capacitor with the shortest distance.

For applications that use multiple AD7641 devices, it is more effective to use an external reference with the internal reference buffer to buffer the reference voltage. However, because the reference buffers are not unity gain, ratiometric, simultaneously sampled designs should use an external reference and external buffer, such as the [AD8031](http://www.analog.com/en/prod/0%2C2877%2CAD8031%2C00.html)[/AD8032](http://www.analog.com/en/prod/0%2C2877%2CAD8032%2C00.html); therefore, preserving the same reference level for all converters.

The voltage reference temperature coefficient (TC) directly impacts full scale; therefore, in applications where full-scale accuracy matters, care must be taken with the TC. For instance, a ±4 ppm/°C TC of the reference changes full scale by ±1 LSB/°C.

External 2.5 V Reference (PDBUF = High, PDREF = High) $\frac{1}{2}$ Note that V_{REF} can be increased to AVDD + 0.1 V. Because the input range is defined in terms of V_{REF} , this would essentially increase the range to 0 V to 2.8 V with an AVDD = 2.7 V.

Temperature Sensor

improve the calibration accuracy over the temperature range, the output of the TEMP pin is applied to one of the inputs of the analog switch (such as, [ADG779](http://www.analog.com/en/prod/0%2C2877%2CADG779%2C00.html)), and the ADC itself is used to measure its own temperature. This configuration is shown in [Figure 27](#page-18-0).

Figure 27. Use of the Temperature Sensor

The AD7641 uses three sets of power supply pins: an analog 2.5 V supply AVDD, a digital 2.5 V core supply DVDD, and a digital input/output interface supply OVDD. The OVDD supply allows direct interface with any logic working between 2.3 V and 5.25 V. To reduce the number of supplies needed, the digital core (DVDD) can be supplied through a simple RC filter from the analog supply, as shown in [Figure 23](#page-15-7).

The AD7641 is independent of power supply sequencing and thus free from supply induced voltage latch-up. In addition, it is very insensitive to power supply variations over a wide frequency range, as shown in [Figure 28.](#page-19-3)

Power-Up

At power-up, or returning to operational mode from the powerdown mode ($PD = high$), the AD7641 engages an initialization process. During this time, the first 128 conversions should be ignored or the RESET input could be pulsed to engage a faster initialization process. Refer to the [Digital Interface](#page-20-4) section for RESET and timing details.

A simple power-on reset circuit, as shown in [Figure 23,](#page-15-7) can be used to minimize the digital interface. As OVDD powers up, the capacitor is shorted and brings RESET high; it is then charged returning RESET to low. However, this circuit only works when powering up the AD7641 because the power-down mode (PD = high) does not power down any of the supplies and as a result, RESET is low.

POWER SUPPLY It should be noted that the digital interface remains active even during the acquisition phase. To reduce the operating digital supply currents even further, drive the digital inputs close to the power rails (that is, OVDD and OGND).

CONVERSION CONTROL

The AD7641 is controlled by the $\overline{\text{CNVST}}$ input. A falling edge on CNVST is all that is necessary to initiate a conversion. Detailed timing diagrams of the conversion process are shown **Power Sequencing [Figure 29](#page-19-1).** Once initiated, it cannot be restarted or aborted, even by the power-down input, PD, until the conversion is complete. The CNVST signal operates independently of CS and RD signals.

For optimal performance, the rising edge of CNVST should not occur after the maximum $\overline{\text{CNVST}}$ low time, t_1 , or until the end of conversion.

Although CNVST is a digital signal, it should be designed with special care with fast, clean edges and levels with minimum overshoot and undershoot or ringing.

The CNVST trace should be shielded with ground and a low value serial resistor (for example, 50 Ω) termination should be added close to the output of the component that drives this line. In addition, a 50 pF capacitor is recommended to further reduce the effects of overshoot and undershoot as shown in [Figure 23](#page-15-7).

For applications where SNR is critical, the CNVST signal should have very low jitter. This can be achieved by using a dedicated oscillator for CNVST generation, or by clocking CNVST with a high frequency, low jitter clock, as shown in [Figure 23](#page-15-7).

INTERFACES

The AD7641 has a versatile digital interface that can be set up as either a serial or a parallel interface with the host system. The serial interface is multiplexed on the parallel data bus. The AD7641 digital interface also accommodates 2.5 V, 3.3 V, or 5 V logic with either OVDD at 2.5 V or 3.3 V. OVDD defines the logic high output voltage. In most applications, the OVDD supply pin of the AD7641 is connected to the host system interface 2.5 V or 3.3 V digital supply. By using the D0/OB/ 2C input pin, either twos complement or straight binary coding can be used.

The two signals \overline{CS} and \overline{RD} control the interface. When at least one of these signals is high, the interface outputs are in high impedance. Usually, \overline{CS} allows the selection of each AD7641 in multicircuit applications and is held low in a single AD7641 design. RD is generally used to enable the conversion result on the data bus.

RESET

The RESET input is used to reset the AD7641 and generate a fast initialization. A rising edge on RESET aborts the current conversion (if any) and tristates the data bus. The falling edge of RESET clears the data bus and engages the initialization process indicated by pulsing BUSY high. Conversions can take place after the falling edge of BUSY. Refer to [Figure 30](#page-20-1) for the RESET timing details.

DIGITAL INTERFACE PARALLEL INTERFACE

The AD7641 is configured to use the parallel interface for an 18-bit, 16-bit, or 8-bit bus width according to [Table 7](#page-9-1).

Master Parallel Interface

Data can be continuously read by tying \overline{CS} and \overline{RD} low, thus requiring minimal microprocessor connections. However, in this mode, the data bus is always driven and cannot be used in shared bus applications, unless the device is held in RESET. [Figure 31](#page-20-2) details the timing for this mode.

Figure 31. Master Parallel Data Timing for Reading (Continuous Read)

Slave Parallel Interface

In slave parallel reading mode, the data can be read either after each conversion, which is during the next acquisition phase, or during the following conversion, as shown in [Figure 32](#page-20-5) and [Figure 33](#page-21-3), respectively. When the data is read during the conversion, it is recommended that it is read-only during the first half of the conversion phase. This avoids any potential feedthrough between voltage transients on the digital interface and the most critical analog conversion circuitry.

Figure 32. Slave Parallel Data Timing for Reading (Read After Convert)

Figure 33. Slave Parallel Data Timing for Reading (Read During Convert)

16-Bit and 8-Bit Interface (Master or Slave)

In the 16-bit $(MODE[1:0] = 1)$ and 8-bit $(MODE[1:0] = 2)$ interfaces, the A0/A1 pins allow a glueless interface to a 16- or examples and the material conversion or during the following conversion. [Figure 35](#page-22-0) and conversion or during the following conversion. Figure 35 and 8-bit bus, as shown in [Figure 34](#page-21-1). By connecting A0/A1 to an address line(s), the data can be read in two words for a 16-bit interface, or three bytes for an 8-bit interface. This interface can be used in both master and slave parallel reading modes. Refer to [Table 7](#page-9-1) for the full details of the interface.

SERIAL INTERFACE

The AD7641 is configured to use the serial interface when $MODE[1:0] = 3$. The AD7641 outputs 18 bits of data, MSB first, on the SDOUT pin. This data is synchronized with the 18 clock pulses provided on the SCLK pin. The output data is valid on both the rising and falling edge of the data clock.

MASTER SERIAL INTERFACE Internal Clock

The AD7641 is configured to generate and provide the serial data clock SCLK when the EXT/INT pin is held low. The AD7641 also generates a SYNC signal to indicate to the host when the serial data is valid. The serial clock SCLK and the SYNC signal can be inverted. Depending on the read during convert input, RDC/SDIN, the data can be read after each conversion or during the following conversion. [Figure 36](#page-22-1) show detailed timing diagrams of these two modes.

Usually, because the AD7641 is used with a fast throughput, the master read during conversion mode is the most recommended serial mode. In this mode, the serial clock and data toggle at appropriate instants, minimizing potential feedthrough between digital activity and critical conversion decisions. In this mode, the SCLK period changes because the LSBs require more time to settle and the SCLK is derived from the SAR conversion cycle.

In read after conversion mode, it should be noted that unlike other modes, the BUSY signal returns low after the 18 data bits are pulsed out and not at the end of the conversion phase, resulting in a longer BUSY width. As a result, the maximum throughput cannot be achieved in this mode.

In addition, in read after convert mode, the SCLK frequency can be slowed down to accommodate different hosts using the Figure 34. 8-Bit and 16-Bit Parallel Interface DIVSCLK[1:0] inputs. Refer to [Table 4](#page-5-0) for the SCLK timing details when using these inputs.

Figure 35. Master Serial Data Timing for Reading (Read After Convert)

Figure 36. Master Serial Data Timing for Reading (Read Previous Conversion During Convert)

SLAVE SERIAL INTERFACE

The AD7641 is configured to accept an externally supplied held high. In this mode, several methods can be used to read the data. The external serial clock is gated by \overline{CS} . When \overline{CS} and RD are both low, the data can be read after each conversion or during the following conversion. The external clock can be either a continuous or a discontinuous clock. A discontinuous clock can be either normally high or normally low when inactive. [Figure 38](#page-24-0) and [Figure 39](#page-24-1) show the detailed timing diagrams of these methods.

While the AD7641 is performing a bit decision, it is important that voltage transients be avoided on digital input/output pins or degradation of the conversion result could occur. This is particularly important during the second half of the conversion phase because the AD7641 provides error correction circuitry that can correct for an improper bit decision made during the first half of the conversion phase. For this reason, it is recommended that when an external clock is being provided, a discontinuous clock is toggled only when BUSY is low or, more importantly, that it does not transition during the latter half of BUSY high.

External Discontinuous Clock Data Read After Conversion

Though the maximum throughput cannot be achieved using this mode, it is the most recommended of the serial slave modes. [Figure 38](#page-24-0) shows the detailed timing diagrams of this method. After a conversion is complete, indicated by BUSY returning low, the conversion result can be read while both $\overline{\text{CS}}$ and \overline{RD} are low. Data is shifted out MSB first with 18 clock pulses and is valid on the rising and falling edges of the clock.

Among the advantages of this method is the fact that conversion performance is not degraded because there are no voltage transients on the digital interface during the conversion process. Another advantage is the ability to read the data at any speed up to 80 MHz, which accommodates both the slow digital host interface and the fast serial reading.

Finally, in this mode only, the AD7641 provides a daisy-chain feature using the RDC/SDIN pin for cascading multiple converters together. This feature is useful for reducing component count and wiring connections when desired, as, for instance, in isolated multiconverter applications.

External Clock An example of the concatenation of two devices is shown in [Figure 37](#page-23-1). Simultaneous sampling is possible by using a common CNVST signal. It should be noted that the RDC/SDIN serial data clock on the SCLK pin when the EXT/ CNVST signal. It should be noted that the RDC/SDIN INT pin is input is latched on the edge of SCLK opposite to the one used to shift out the data on SDOUT. Therefore, the MSB of the upstream converter just follows the LSB of the downstream converter on the next SCLK cycle.

Figure 37.Two AD7641 Devices in a Daisy-Chain Configuration

External Clock Data Read During Previous Conversion

[Figure 39](#page-24-1) shows the detailed timing diagrams of this method. During a conversion, while CS and RD are both low, the result of the previous conversion can be read. The data is shifted out, MSB first, with 16 clock pulses and is valid on both the rising and falling edge of the clock. The 18 bits have to be read before the current conversion is complete; otherwise, RDERROR is pulsed high and can be used to interrupt the host interface to prevent incomplete data reading. There is no daisy-chain feature in this mode, and the RDC/SDIN input should always be tied either high or low.

To reduce performance degradation due to digital activity, a fast discontinuous clock (at least 60 MHz when normal mode is used, or 80 MHz when warp mode is used) is recommended to ensure that all the bits are read during the first half of the SAR conversion phase.

It is also possible to begin to read data after conversion and continue to read the last bits after a new conversion is initiated. However, this is not recommended when using the fastest throughput of any mode because the acquisition time, t_8 , is only 115 ns.

If the maximum throughput is not used, thus allowing more acquisition time, then the use of a slower clock speed can be used to read the data.

Figure 38. Slave Serial Data Timing for Reading (Read After Convert)

Figure 39. Slave Serial Data Timing for Reading (Read Previous Conversion During Convert)

MICROPROCESSOR INTERFACING SPI Interface (ADSP-219x)

The AD7641 is ideally suited for traditional dc measurement applications supporting a microprocessor, and ac signal processing applications interfacing to a digital signal processor. The AD7641 is designed to interface with a parallel 8-bit or 16-bit wide interface or with a general-purpose serial port or I/O ports on a microcontroller. A variety of external buffers can be used with the AD7641 to prevent digital noise from coupling into the ADC. The [SPI Interface \(ADSP-219x\)](#page-25-1) section illustrates the use of the AD7641 with the ADSP-219x SPI-equipped DSP.

[Figure 40](#page-25-2) shows an interface diagram between the AD7641 and an SPI-equipped DSP, the ADSP-219x. To accommodate the slower speed of the DSP, the AD7641 acts as a slave device and data must be read after conversion. This mode also allows the daisy-chain feature. The convert command can be initiated in response to an internal timer interrupt. The 18-bit output data are read with three SPI byte access. The reading process can be initiated in response to the end-of-conversion signal (BUSY going low) using an interrupt line of the DSP. The serial peripheral interface (SPI) on the ADSP-219x is configured for master mode (MSTR) = 1, clock polarity bit (CPOL) = 0, clock phase bit (CPHA) = 1, and the SPI interrupt enable (TIMOD) = 00 by writing to the SPI control register (SPICLTx). It should be noted that to meet all timing requirements, the SPI clock should be limited to 17 Mb/s, allowing it to read an ADC result in less than 1 μs. When a higher sampling rate is desired, it is recommended to use one of the parallel interface modes.

Figure 40. Interfacing the AD7641 to ADSP-219x

APPLICATION HINTS **LAYOUT**

While the AD7641 has very good immunity to noise on the power supplies, exercise care with the grounding layout. To facilitate the use of ground planes that can be easily separated, design the printed circuit board that houses the AD7641 so that the analog and digital sections are separated and confined to certain areas of the board. Digital and analog ground planes should be joined in only one place, preferably underneath the AD7641, or as close as possible to the AD7641. If the AD7641 is in a system where multiple devices require analog-to-digital ground connections, the connections should still be made at one point only, a star ground point, established as close as possible to the AD7641.

To prevent coupling noise onto the die, to avoid radiating noise, and to reduce feedthrough:

- Do not run digital lines under the device.
- Run the analog ground plane under the AD7641.
- Shield fast switching signals, like $\overline{\text{CNVST}}$ or clocks, with digital ground to avoid radiating noise to other sections of the board, and never run them near analog signal paths.
- Avoid crossover of digital and analog signals.
- Run traces on different but close layers of the board, at right angles to each other, to reduce the effect of feedthrough through the board.

The power supply lines to the AD7641 should use as large a trace as possible to provide low impedance paths and reduce the effect of glitches on the power supply lines. Good decoupling is also important to lower the impedance of the supplies presented to the AD7641, and to reduce the magnitude of the supply spikes. Decoupling ceramic capacitors, typically 100 nF, should be placed on each of the power supplies pins, AVDD, DVDD, and OVDD. The capacitors should be placed close to, and ideally right up against, these pins and their corresponding ground pins. Additionally, low ESR 10 μF capacitors should be located in the vicinity of the ADC to further reduce low frequency ripple.

The DVDD supply of the AD7641 can be either a separate supply or come from the analog supply, AVDD, or from the digital interface supply, OVDD. When the system digital supply is noisy, or fast switching digital signals are present, and no separate supply is available, it is recommended to connect the DVDD digital supply to the analog supply AVDD through an RC filter, and to connect the system supply to the interface digital supply OVDD and the remaining digital circuitry. Refer to [Figure 23](#page-15-7) for an example of this configuration. When DVDD is powered from the system supply, it is useful to insert a bead to further reduce high frequency spikes.

The AD7641 has four different ground pins: REFGND, AGND, DGND, and OGND. REFGND senses the reference voltage and, because it carries pulsed currents, should have a low impedance return to the reference. AGND is the ground to which most internal ADC analog signals are referenced; it must be connected with the least resistance to the analog ground plane. DGND must be tied to the analog or digital ground plane depending on the configuration. OGND is connected to the digital system ground.

The layout of the decoupling of the reference voltage is important. To minimize parasitic inductances, place the decoupling capacitor close to the ADC and connect it with short, thick traces.

EVALUATING THE AD7641 PERFORMANCE

A recommended layout for the AD7641 is outlined in the documentation of the [EVAL-AD7641-CB](http://www.analog.com/en/prod/0%2C2877%2CAD7641%2C00.html) evaluation board for the AD7641. The evaluation board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from a PC via the [EVAL-](http://www.analog.com/UploadedFiles/Evaluation_Boards_Tools/3044833328613EvalBoardController.pdf)[CONTROL BRD3](http://www.analog.com/UploadedFiles/Evaluation_Boards_Tools/3044833328613EvalBoardController.pdf).

OUTLINE DIMENSIONS

Figure 42. 48-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 7 mm × 7 mm Body, Very Thin Quad (CP-48-1) Dimensions shown in millimeters

ORDERING GUIDE

 $1 Z = Pb$ -free part.

² This board can be used as a standalone evaluation board or in conjunction with the EVAL-CONTROL BRD3 for evaluation/demonstration purposes.
³ This board allows a PC to control and communicate with all Analog Devices

³ This board allows a PC to control and communicate with all Analog Devices, Inc. evaluation boards ending in the CB designators.

©2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D04761-0-1/06(0)

www.analog.com

Rev. 0 | Page 28 of 28

ООО "ЛайфЭлектроникс" "LifeElectronics" LLC

ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 30101810900000000703 БИК 044030703

 Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

 Мы предлагаем:

- *Конкурентоспособные цены и скидки постоянным клиентам.*
- *Специальные условия для постоянных клиентов.*
- *Подбор аналогов.*
- *Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.*
- *Приемлемые сроки поставки, возможна ускоренная поставка.*
- *Доставку товара в любую точку России и стран СНГ.*
- *Комплексную поставку.*
- *Работу по проектам и поставку образцов.*
- *Формирование склада под заказчика.*
- *Сертификаты соответствия на поставляемую продукцию (по желанию клиента).*
- *Тестирование поставляемой продукции.*
- *Поставку компонентов, требующих военную и космическую приемку.*
- *Входной контроль качества.*
- *Наличие сертификата ISO.*

 В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- *Регистрацию проекта у производителя компонентов.*
- *Техническую поддержку проекта.*
- *Защиту от снятия компонента с производства.*
- *Оценку стоимости проекта по компонентам.*
- *Изготовление тестовой платы монтаж и пусконаладочные работы.*

 Tел: +7 (812) 336 43 04 (многоканальный) Email: org@lifeelectronics.ru

www[.lifeelectronics.ru](http://lifeelectronics.ru/)