

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

| | |
|-------|--|
| bit 2 | IDLE: Wake-up from Idle Flag bit 1 = Device was in Idle mode 0 = Device was not in Idle mode |
| bit 1 | BOR: Brown-out Reset Flag bit 1 = A Brown-out Reset has occurred 0 = A Brown-out Reset has not occurred |
| bit 0 | POR: Power-on Reset Flag bit 1 = A Power-on Reset has occurred 0 = A Power-on Reset has not occurred |

- Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
- 2:** If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

9.5 Power-Saving Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this [link](#), contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser:
<http://www.microchip.com/wwwproducts/Devices.aspx?dDocName=en530331>

9.5.1 KEY RESOURCES

- **Section 9. “Watchdog Timer and Power-Saving Modes”** (DS70196)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

19.2 On-Chip Voltage Regulator


All of the dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304 devices power their core digital logic at a nominal 2.5V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR (less than 5 ohms) capacitor (such as tantalum or ceramic) must be connected to the VCAP pin (Figure 19-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 22-13 located in Section 22.1 “DC Characteristics”.

Note: It is important for the low-ESR capacitor to be placed as close as possible to the VCAP pin.

On a POR, it takes approximately 20 μ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after a power-down.

FIGURE 19-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR^(1,2,3)



19.3 BOR: Brown-out Reset

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated voltage VCAP. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines, or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) will be applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

19.4 Watchdog Timer (WDT)

For dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

19.4.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

19.4.2 SLEEP AND IDLE MODES

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3:2>) will need to be cleared in software after the device wakes up.

19.4.3 ENABLING WDT


The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note: If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.

FIGURE 19-2: WDT BLOCK DIAGRAM



dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

19.5 JTAG Interface

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304 devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on this interface will be provided in future revisions of the document.

19.6 Code Protection and CodeGuard™ Security

The dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304 product families offer the intermediate implementation of CodeGuard™ Security. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and

peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard™ Security can be used to securely update Flash even when multiple IPs reside on the single chip.

The code protection features are controlled by the Configuration registers: FBS and FGS. The Secure segment and RAM is not implemented.

Note: Refer to **Section 23. “CodeGuard™ Security”** (DS70199) in the “dsPIC33F/PIC24H Family Reference Manual” for further information on usage, configuration and operation of CodeGuard Security.

TABLE 19-3: CODE FLASH SECURITY SEGMENT SIZES FOR 32 KBYTE DEVICES

| CONFIG BITS | | |
|--------------------------|----------------------------------|--|
| BSS<2:0>=x11 OK | VS = 256 IW | 0x000000 0x0001FE 0x000200 0x0007FE 0x000800 0x001FFE 0x002000 0x003FFE 0x004000 |
| | GS = 11008 IW | 0x0057FE |
| BSS<2:0>=x10 256 | VS = 256 IW | 0x000000 0x0001FE 0x000200 0x0007FE 0x000800 0x001FFE 0x002000 0x003FFE 0x004000 |
| | BS = 768 IW GS = 10240 IW | 0x0057FE |
| BSS<2:0>=x01 768 | VS = 256 IW | 0x000000 0x0001FE 0x000200 0x0007FE 0x000800 0x001FFE 0x002000 0x003FFE 0x004000 |
| | BS = 3840 IW GS = 7168 IW | 0x0057FE |
| BSS<2:0>=x00 1792 | VS = 256 IW | 0x000000 0x0001FE 0x000200 0x0007FE 0x000800 0x001FFE 0x002000 0x003FFE 0x004000 |
| | BS = 7936 IW GS = 3072 IW | 0x0057FE |

TABLE 19-4: CODE FLASH SECURITY SEGMENT SIZES FOR 16 KBYTE DEVICES

| CONFIG BITS | | |
|--------------------------|----------------------------------|--|
| BSS<2:0>=x11 OK | VS = 256 IW | 0x000000 0x0001FE 0x000200 0x0007FE 0x000800 0x001FFE 0x002000 |
| | GS = 5376 IW | 0x002BFE |
| BSS<2:0>=x10 256 | VS = 256 IW | 0x000000 0x0001FE 0x000200 0x0007FE 0x000800 0x001FFE 0x002000 |
| | BS = 768 IW GS = 4608 IW | 0x002BFE |
| BSS<2:0>=x01 768 | VS = 256 IW | 0x000000 0x0001FE 0x000200 0x0007FE 0x000800 0x001FFE 0x002000 |
| | BS = 3840 IW GS = 1536 IW | 0x002BFE |
| BSS<2:0>=x00 1792 | VS = 256 IW | 0x000000 0x0001FE 0x000200 0x0007FE 0x000800 0x001FFE 0x002000 |
| | BS = 5376 IW | 0x002BFE |

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

19.7 In-Circuit Serial Programming

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304 family digital signal controllers can be serially programmed while in the end application circuit. This is done with two lines for clock and data and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the “*dsPIC33F/PIC24H Flash Programming Specification*” (DS70152) document for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

19.8 In-Circuit Debugger

When MPLAB® ICD 2 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to $\overline{\text{MCLR}}$, VDD, VSS, and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

20.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the “dsPIC33F/PIC24H Family Reference Manual”. Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.

The dsPIC33F instruction set is identical to that of the dsPIC30F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- Literal operations
- DSP operations
- Control operations

Table 20-1 shows the general symbols used in describing the instructions.

The dsPIC33F instruction set summary in Table 20-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register ‘Wb’ without any address modifier
- The second source operand, which is typically a register ‘Ws’ with or without an address modifier
- The destination of the result, which is typically a register ‘Wd’ with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value ‘f’
- The destination, which could be either the file register ‘f’ or the W0 register, which is denoted as ‘WREG’

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of ‘Ws’ or ‘f’)
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register ‘Wb’)

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by ‘k’)
- The W register or file register where the literal value is to be loaded (specified by ‘Wb’ or ‘f’)

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register ‘Wb’ without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register ‘Wd’ with or without an address modifier

The MAC class of DSP instructions can use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- The accumulator write back destination

The other DSP instructions do not involve any multiplication and can include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register ‘Wn’ or a literal value

The control instructions can use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

Most instructions are a single word. Certain double-word instructions are designed to provide all of the required information in these 48 bits. In the second word, the 8 MSBs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP. The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the Program Counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO,

all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note: For more details on the instruction set, refer to the "16-bit MCU and DSC Programmer's Reference Manual" (DS70157).

TABLE 20-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

| Field | Description |
|-----------------|---|
| #text | Means literal defined by "text" |
| (text) | Means "content of text" |
| [text] | Means "the location addressed by text" |
| { } | Optional field or operation |
| <n:m> | Register bit field |
| .b | Byte mode selection |
| .d | Double-Word mode selection |
| .S | Shadow register select |
| .w | Word mode selection (default) |
| Acc | One of two accumulators {A, B} |
| AWB | Accumulator write back destination address register $\in \{W13, [W13]+ = 2\}$ |
| bit4 | 4-bit bit selection field (used in word addressed instructions) $\in \{0...15\}$ |
| C, DC, N, OV, Z | MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero |
| Expr | Absolute address, label or expression (resolved by the linker) |
| f | File register address $\in \{0x0000...0x1FFF\}$ |
| lit1 | 1-bit unsigned literal $\in \{0,1\}$ |
| lit4 | 4-bit unsigned literal $\in \{0...15\}$ |
| lit5 | 5-bit unsigned literal $\in \{0...31\}$ |
| lit8 | 8-bit unsigned literal $\in \{0...255\}$ |
| lit10 | 10-bit unsigned literal $\in \{0...255\}$ for Byte mode, $\{0:1023\}$ for Word mode |
| lit14 | 14-bit unsigned literal $\in \{0...16384\}$ |
| lit16 | 16-bit unsigned literal $\in \{0...65535\}$ |
| lit23 | 23-bit unsigned literal $\in \{0...8388608\}$; LSb must be '0' |
| None | Field does not require an entry, may be blank |
| OA, OB, SA, SB | DSP Status bits: AccA Overflow, AccB Overflow, AccA Saturate, AccB Saturate |
| PC | Program Counter |
| Slit10 | 10-bit signed literal $\in \{-512...511\}$ |
| Slit16 | 16-bit signed literal $\in \{-32768...32767\}$ |
| Slit6 | 6-bit signed literal $\in \{-16...16\}$ |
| Wb | Base W register $\in \{W0..W15\}$ |
| Wd | Destination W register $\in \{Wd, [Wd], [Wd++] , [Wd--], [++Wd], [--Wd] \}$ |
| Wdo | Destination W register $\in \{Wnd, [Wnd], [Wnd++] , [Wnd--], [++Wnd], [--Wnd], [Wnd+Wb] \}$ |
| Wm,Wn | Dividend, Divisor working register pair (direct addressing) |

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 20-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

| Field | Description |
|-------|---|
| Wm*Wm | Multiplicand and Multiplier working register pair for Square instructions $\in \{W4 * W4, W5 * W5, W6 * W6, W7 * W7\}$ |
| Wm*Wn | Multiplicand and Multiplier working register pair for DSP instructions $\in \{W4 * W5, W4 * W6, W4 * W7, W5 * W6, W5 * W7, W6 * W7\}$ |
| Wn | One of 16 working registers $\in \{W0..W15\}$ |
| Wnd | One of 16 destination working registers $\in \{W0..W15\}$ |
| Wns | One of 16 source working registers $\in \{W0..W15\}$ |
| WREG | W0 (working register used in file register instructions) |
| Ws | Source W register $\in \{Ws, [Ws], [Ws++] , [Ws--], [++Ws], [--Ws] \}$ |
| Wso | Source W register $\in \{Wns, [Wns], [Wns++] , [Wns--], [++Wns], [--Wns], [Wns+Wb] \}$ |
| Wx | X data space prefetch address register for DSP instructions $\in \{[W8]+ = 6, [W8]+ = 4, [W8]+ = 2, [W8], [W8]- = 6, [W8]- = 4, [W8]- = 2, [W9]+ = 6, [W9]+ = 4, [W9]+ = 2, [W9], [W9]- = 6, [W9]- = 4, [W9]- = 2, [W9 + W12], \text{none}\}$ |
| Wxd | X data space prefetch destination register for DSP instructions $\in \{W4..W7\}$ |
| Wy | Y data space prefetch address register for DSP instructions $\in \{[W10]+ = 6, [W10]+ = 4, [W10]+ = 2, [W10], [W10]- = 6, [W10]- = 4, [W10]- = 2, [W11]+ = 6, [W11]+ = 4, [W11]+ = 2, [W11], [W11]- = 6, [W11]- = 4, [W11]- = 2, [W11 + W12], \text{none}\}$ |
| Wyd | Y data space prefetch destination register for DSP instructions $\in \{W4..W7\}$ |

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 20-2: INSTRUCTION SET OVERVIEW

| Base Instr # | Assembly Mnemonic | Assembly Syntax | Description | # of Words | # of Cycles | Status Flags Affected |
|--------------|-------------------|----------------------|--|------------|-------------|-----------------------|
| 1 | ADD | ADD Acc | Add Accumulators | 1 | 1 | OA,OB,SA,SB |
| | | ADD f | $f = f + WREG$ | 1 | 1 | C,DC,N,OV,Z |
| | | ADD f, WREG | $WREG = f + WREG$ | 1 | 1 | C,DC,N,OV,Z |
| | | ADD #lit10, Wn | $Wd = lit10 + Wd$ | 1 | 1 | C,DC,N,OV,Z |
| | | ADD Wb, Ws, Wd | $Wd = Wb + Ws$ | 1 | 1 | C,DC,N,OV,Z |
| | | ADD Wb, #lit5, Wd | $Wd = Wb + lit5$ | 1 | 1 | C,DC,N,OV,Z |
| | | ADD Ws0, #Slit4, Acc | 16-bit Signed Add to Accumulator | 1 | 1 | OA,OB,SA,SB |
| 2 | ADDC | ADDC f | $f = f + WREG + (C)$ | 1 | 1 | C,DC,N,OV,Z |
| | | ADDC f, WREG | $WREG = f + WREG + (C)$ | 1 | 1 | C,DC,N,OV,Z |
| | | ADDC #lit10, Wn | $Wd = lit10 + Wd + (C)$ | 1 | 1 | C,DC,N,OV,Z |
| | | ADDC Wb, Ws, Wd | $Wd = Wb + Ws + (C)$ | 1 | 1 | C,DC,N,OV,Z |
| | | ADDC Wb, #lit5, Wd | $Wd = Wb + lit5 + (C)$ | 1 | 1 | C,DC,N,OV,Z |
| 3 | AND | AND f | $f = f .AND. WREG$ | 1 | 1 | N,Z |
| | | AND f, WREG | $WREG = f .AND. WREG$ | 1 | 1 | N,Z |
| | | AND #lit10, Wn | $Wd = lit10 .AND. Wd$ | 1 | 1 | N,Z |
| | | AND Wb, Ws, Wd | $Wd = Wb .AND. Ws$ | 1 | 1 | N,Z |
| | | AND Wb, #lit5, Wd | $Wd = Wb .AND. lit5$ | 1 | 1 | N,Z |
| 4 | ASR | ASR f | $f = \text{Arithmetic Right Shift } f$ | 1 | 1 | C,N,OV,Z |
| | | ASR f, WREG | $WREG = \text{Arithmetic Right Shift } f$ | 1 | 1 | C,N,OV,Z |
| | | ASR Ws, Wd | $Wd = \text{Arithmetic Right Shift } Ws$ | 1 | 1 | C,N,OV,Z |
| | | ASR Wb, Wns, Wnd | $Wnd = \text{Arithmetic Right Shift } Wb \text{ by } Wns$ | 1 | 1 | N,Z |
| | | ASR Wb, #lit5, Wnd | $Wnd = \text{Arithmetic Right Shift } Wb \text{ by } lit5$ | 1 | 1 | N,Z |
| 5 | BCLR | BCLR f, #bit4 | Bit Clear f | 1 | 1 | None |
| | | BCLR Ws, #bit4 | Bit Clear Ws | 1 | 1 | None |
| 6 | BRA | BRA C, Expr | Branch if Carry | 1 | 1 (2) | None |
| | | BRA GE, Expr | Branch if greater than or equal | 1 | 1 (2) | None |
| | | BRA GEU, Expr | Branch if unsigned greater than or equal | 1 | 1 (2) | None |
| | | BRA GT, Expr | Branch if greater than | 1 | 1 (2) | None |
| | | BRA GTU, Expr | Branch if unsigned greater than | 1 | 1 (2) | None |
| | | BRA LE, Expr | Branch if less than or equal | 1 | 1 (2) | None |
| | | BRA LEU, Expr | Branch if unsigned less than or equal | 1 | 1 (2) | None |
| | | BRA LT, Expr | Branch if less than | 1 | 1 (2) | None |
| | | BRA LTU, Expr | Branch if unsigned less than | 1 | 1 (2) | None |
| | | BRA N, Expr | Branch if Negative | 1 | 1 (2) | None |
| | | BRA NC, Expr | Branch if Not Carry | 1 | 1 (2) | None |
| | | BRA NN, Expr | Branch if Not Negative | 1 | 1 (2) | None |
| | | BRA NOV, Expr | Branch if Not Overflow | 1 | 1 (2) | None |
| | | BRA NZ, Expr | Branch if Not Zero | 1 | 1 (2) | None |
| | | BRA OA, Expr | Branch if Accumulator A overflow | 1 | 1 (2) | None |
| | | BRA OB, Expr | Branch if Accumulator B overflow | 1 | 1 (2) | None |
| | | BRA OV, Expr | Branch if Overflow | 1 | 1 (2) | None |
| | | BRA SA, Expr | Branch if Accumulator A saturated | 1 | 1 (2) | None |
| | | BRA SB, Expr | Branch if Accumulator B saturated | 1 | 1 (2) | None |
| | | BRA Expr | Branch Unconditionally | 1 | 2 | None |
| | | BRA Z, Expr | Branch if Zero | 1 | 1 (2) | None |
| BRA Wn | Computed Branch | 1 | 2 | None | | |
| 7 | BSET | BSET f, #bit4 | Bit Set f | 1 | 1 | None |
| | | BSET Ws, #bit4 | Bit Set Ws | 1 | 1 | None |
| 8 | BSW | BSW.C Ws, Wb | Write C bit to Ws<Wb> | 1 | 1 | None |
| | | BSW.Z Ws, Wb | Write Z bit to Ws<Wb> | 1 | 1 | None |
| 9 | BTG | BTG f, #bit4 | Bit Toggle f | 1 | 1 | None |
| | | BTG Ws, #bit4 | Bit Toggle Ws | 1 | 1 | None |

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 20-2: INSTRUCTION SET OVERVIEW (CONTINUED)

| Base Instr # | Assembly Mnemonic | Assembly Syntax | Description | # of Words | # of Cycles | Status Flags Affected |
|--------------|-------------------|---|---|------------|---------------|-----------------------|
| 10 | BTSC | BTSC <i>f</i> ,#bit4 | Bit Test <i>f</i> , Skip if Clear | 1 | 1 (2 or 3) | None |
| | | BTSC <i>Ws</i> ,#bit4 | Bit Test <i>Ws</i> , Skip if Clear | 1 | 1 (2 or 3) | None |
| 11 | BTSS | BTSS <i>f</i> ,#bit4 | Bit Test <i>f</i> , Skip if Set | 1 | 1 (2 or 3) | None |
| | | BTSS <i>Ws</i> ,#bit4 | Bit Test <i>Ws</i> , Skip if Set | 1 | 1 (2 or 3) | None |
| 12 | BTST | BTST <i>f</i> ,#bit4 | Bit Test <i>f</i> | 1 | 1 | Z |
| | | BTST.C <i>Ws</i> ,#bit4 | Bit Test <i>Ws</i> to C | 1 | 1 | C |
| | | BTST.Z <i>Ws</i> ,#bit4 | Bit Test <i>Ws</i> to Z | 1 | 1 | Z |
| | | BTST.C <i>Ws</i> , <i>Wb</i> | Bit Test <i>Ws</i> < <i>Wb</i> > to C | 1 | 1 | C |
| | | BTST.Z <i>Ws</i> , <i>Wb</i> | Bit Test <i>Ws</i> < <i>Wb</i> > to Z | 1 | 1 | Z |
| 13 | BTSTS | BTSTS <i>f</i> ,#bit4 | Bit Test then Set <i>f</i> | 1 | 1 | Z |
| | | BTSTS.C <i>Ws</i> ,#bit4 | Bit Test <i>Ws</i> to C, then Set | 1 | 1 | C |
| | | BTSTS.Z <i>Ws</i> ,#bit4 | Bit Test <i>Ws</i> to Z, then Set | 1 | 1 | Z |
| 14 | CALL | CALL <i>lit</i> 23 | Call subroutine | 2 | 2 | None |
| | | CALL <i>Wn</i> | Call indirect subroutine | 1 | 2 | None |
| 15 | CLR | CLR <i>f</i> | <i>f</i> = 0x0000 | 1 | 1 | None |
| | | CLR WREG | WREG = 0x0000 | 1 | 1 | None |
| | | CLR <i>Ws</i> | <i>Ws</i> = 0x0000 | 1 | 1 | None |
| | | CLR <i>Acc</i> , <i>Wx</i> , <i>Wxd</i> , <i>Wy</i> , <i>Wyd</i> , <i>AWB</i> | Clear Accumulator | 1 | 1 | OA,OB,SA,SB |
| 16 | CLRWDT | CLRWDT | Clear Watchdog Timer | 1 | 1 | WDTO,Sleep |
| 17 | COM | COM <i>f</i> | <i>f</i> = \bar{f} | 1 | 1 | N,Z |
| | | COM <i>f</i> ,WREG | WREG = \bar{f} | 1 | 1 | N,Z |
| | | COM <i>Ws</i> , <i>Wd</i> | <i>Wd</i> = \bar{Ws} | 1 | 1 | N,Z |
| 18 | CP | CP <i>f</i> | Compare <i>f</i> with WREG | 1 | 1 | C,DC,N,OV,Z |
| | | CP <i>Wb</i> ,#lit5 | Compare <i>Wb</i> with lit5 | 1 | 1 | C,DC,N,OV,Z |
| | | CP <i>Wb</i> , <i>Ws</i> | Compare <i>Wb</i> with <i>Ws</i> (<i>Wb</i> - <i>Ws</i>) | 1 | 1 | C,DC,N,OV,Z |
| 19 | CP0 | CP0 <i>f</i> | Compare <i>f</i> with 0x0000 | 1 | 1 | C,DC,N,OV,Z |
| | | CP0 <i>Ws</i> | Compare <i>Ws</i> with 0x0000 | 1 | 1 | C,DC,N,OV,Z |
| 20 | CPB | CPB <i>f</i> | Compare <i>f</i> with WREG, with Borrow | 1 | 1 | C,DC,N,OV,Z |
| | | CPB <i>Wb</i> ,#lit5 | Compare <i>Wb</i> with lit5, with Borrow | 1 | 1 | C,DC,N,OV,Z |
| | | CPB <i>Wb</i> , <i>Ws</i> | Compare <i>Wb</i> with <i>Ws</i> , with Borrow (<i>Wb</i> - <i>Ws</i> - <i>C</i>) | 1 | 1 | C,DC,N,OV,Z |
| 21 | CPSEQ | CPSEQ <i>Wb</i> , <i>Wn</i> | Compare <i>Wb</i> with <i>Wn</i> , skip if = | 1 | 1 (2 or 3) | None |
| 22 | CPSGT | CPSGT <i>Wb</i> , <i>Wn</i> | Compare <i>Wb</i> with <i>Wn</i> , skip if > | 1 | 1 (2 or 3) | None |
| 23 | CPSLT | CPSLT <i>Wb</i> , <i>Wn</i> | Compare <i>Wb</i> with <i>Wn</i> , skip if < | 1 | 1 (2 or 3) | None |
| 24 | CPSNE | CPSNE <i>Wb</i> , <i>Wn</i> | Compare <i>Wb</i> with <i>Wn</i> , skip if ≠ | 1 | 1 (2 or 3) | None |
| 25 | DAW | DAW <i>Wn</i> | <i>Wn</i> = decimal adjust <i>Wn</i> | 1 | 1 | C |
| 26 | DEC | DEC <i>f</i> | <i>f</i> = <i>f</i> - 1 | 1 | 1 | C,DC,N,OV,Z |
| | | DEC <i>f</i> ,WREG | WREG = <i>f</i> - 1 | 1 | 1 | C,DC,N,OV,Z |
| | | DEC <i>Ws</i> , <i>Wd</i> | <i>Wd</i> = <i>Ws</i> - 1 | 1 | 1 | C,DC,N,OV,Z |
| 27 | DEC2 | DEC2 <i>f</i> | <i>f</i> = <i>f</i> - 2 | 1 | 1 | C,DC,N,OV,Z |
| | | DEC2 <i>f</i> ,WREG | WREG = <i>f</i> - 2 | 1 | 1 | C,DC,N,OV,Z |
| | | DEC2 <i>Ws</i> , <i>Wd</i> | <i>Wd</i> = <i>Ws</i> - 2 | 1 | 1 | C,DC,N,OV,Z |
| 28 | DISI | DISI #lit14 | Disable Interrupts for <i>k</i> instruction cycles | 1 | 1 | None |

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

21.0 DEVELOPMENT SUPPORT

The PIC® microcontrollers and dsPIC® digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C® for Various Device Families
 - MPASM™ Assembler
 - MPLINK™ Object Linker/
MPLIB™ Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICKit™ 3 Debug Express
- Device Programmers
 - PICKit™ 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

21.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows® operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

21.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

21.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, pre-processor, and one-step driver, and can run on multiple platforms.

21.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

21.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

21.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

21.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC® DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

21.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC® Flash MCUs and dsPIC® Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

21.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC® Flash microcontrollers and dsPIC® DSCs with the powerful, yet easy-to-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

21.10 PICKit 3 In-Circuit Debugger/ Programmer and PICKit 3 Debug Express

The MPLAB PICKit 3 allows debugging and programming of PIC® and dsPIC® Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICKit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming™.

The PICKit 3 Debug Express include the PICKit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

21.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit™ 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit™ 2 enables in-circuit debugging on most PIC® microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

21.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

21.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM™ and dsPICDEM™ demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ® security ICs, CAN, IrDA®, PowerSmart battery management, SEEVAL® evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

22.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304 family are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

| | |
|---|-----------------------|
| Ambient temperature under bias | -40°C to +125°C |
| Storage temperature | -65°C to +160°C |
| Voltage on VDD with respect to VSS | -0.3V to +4.0V |
| Voltage on any pin that is not 5V tolerant with respect to VSS ⁽⁴⁾ | -0.3V to (VDD + 0.3V) |
| Voltage on any 5V tolerant pin with respect to VSS when VDD ≥ 3.0V ⁽⁴⁾ | -0.3V to +5.6V |
| Voltage on any 5V tolerant pin with respect to VSS when VDD < 3.0V ⁽⁴⁾ | -0.3V to 3.6V |
| Maximum current out of VSS pin | 300 mA |
| Maximum current into VDD pin ⁽²⁾ | 250 mA |
| Maximum current sourced/sunk by any 2x I/O pin ⁽³⁾ | 8 mA |
| Maximum current sourced/sunk by any 4x I/O pin ⁽³⁾ | 15 mA |
| Maximum current sourced/sunk by any 8x I/O pin ⁽³⁾ | 25 mA |
| Maximum current sunk by all ports | 200 mA |
| Maximum current sourced by all ports ⁽²⁾ | 200 mA |

Note 1: Stresses above those listed under “Absolute Maximum Ratings” can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.

2: Maximum allowable current is a function of device maximum power dissipation (see [Table 22-2](#)).

3: Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAX, PGECx and PGEDx pins, which are able to sink/source 12 mA.

4: Refer to the “[Pin Diagrams](#)” section for 5V tolerant pins.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

22.1 DC Characteristics

TABLE 22-1: OPERATING MIPS VS. VOLTAGE

| Characteristic | VDD Range (in Volts) | Temp Range (in °C) | Max MIPS |
|----------------|---------------------------------------|-----------------------|--|
| | | | dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304 |
| — | V _{BOR} -3.6V ⁽¹⁾ | -40°C to +85°C | 40 |
| — | V _{BOR} -3.6V ⁽¹⁾ | -40°C to +125°C | 40 |

Note 1: Device is functional at V_{BORMIN} < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized. Refer to parameter BO10 in Table 22-11 for the minimum and maximum BOR values.

TABLE 22-2: THERMAL OPERATING CONDITIONS

| Rating | Symbol | Min | Typ | Max | Unit |
|---|-------------------|--|-----|------|------|
| Industrial Temperature Devices | | | | | |
| Operating Junction Temperature Range | TJ | -40 | — | +125 | °C |
| Operating Ambient Temperature Range | TA | -40 | — | +85 | °C |
| Extended Temperature Devices | | | | | |
| Operating Junction Temperature Range | TJ | -40 | — | +155 | °C |
| Operating Ambient Temperature Range | TA | -40 | — | +125 | °C |
| Power Dissipation: Internal chip power dissipation: P _{INT} = VDD x (IDD - Σ IOH) I/O Pin Power Dissipation: I/O = Σ ({VDD - VOH} x IOH) + Σ (VOL x IOL) | PD | P _{INT} + P _{I/O} | | | W |
| Maximum Allowed Power Dissipation | PD _{MAX} | (T _J - T _A)/θ _{JA} | | | W |

TABLE 22-3: THERMAL PACKAGING CHARACTERISTICS

| Characteristic | Symbol | Typ | Max | Unit | Notes |
|--|-----------------|-----|-----|------|-------|
| Package Thermal Resistance, 44-pin QFN | θ _{JA} | 32 | — | °C/W | 1 |
| Package Thermal Resistance, 44-pin TFQP | θ _{JA} | 45 | — | °C/W | 1 |
| Package Thermal Resistance, 28-pin SPDIP | θ _{JA} | 45 | — | °C/W | 1 |
| Package Thermal Resistance, 28-pin SOIC | θ _{JA} | 50 | — | °C/W | 1 |
| Package Thermal Resistance, 28-pin SSOP | θ _{JA} | 71 | — | °C/W | 1 |
| Package Thermal Resistance, 28-pin QFN-S | θ _{JA} | 35 | — | °C/W | 1 |

Note 1: Junction to ambient thermal resistance, Theta-JA (θ_{JA}) numbers are achieved by package simulations.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 22-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

| DC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended | | | | |
|--------------------------|-----------------------|---|---|--------------------|-----|-------|-------------------------|
| Param No. | Symbol | Characteristic | Min | Typ ⁽¹⁾ | Max | Units | Conditions |
| Operating Voltage | | | | | | | |
| DC10 | Supply Voltage | | | | | | |
| | VDD | — | 3.0 | — | 3.6 | V | Industrial and Extended |
| DC12 | VDR | RAM Data Retention Voltage⁽²⁾ | 1.8 | — | — | V | — |
| DC16 | VPOR | VDD Start Voltage to ensure internal Power-on Reset signal | — | — | VSS | V | — |
| DC17 | SVDD | VDD Rise Rate to ensure internal Power-on Reset signal | 0.03 | — | — | V/ms | 0-3.0V in 0.1s |

Note 1: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD can be lowered without losing RAM data.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 22-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

| DC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended | | |
|-----------------------------------|------------|-----|---|------------|--------------------|
| Parameter No.(2) | Typical(3) | Max | Units | Conditions | |
| Operating Current (IDD)(1) | | | | | |
| DC20d | 20 | 30 | mA | -40°C | 3.3V 10 MIPS(3) |
| DC20a | 19 | 22 | mA | +25°C | |
| DC20b | 19 | 25 | mA | +85°C | |
| DC20c | 19 | 30 | mA | +125°C | |
| DC21d | 28 | 40 | mA | -40°C | 3.3V 16 MIPS(3) |
| DC21a | 27 | 30 | mA | +25°C | |
| DC21b | 27 | 32 | mA | +85°C | |
| DC21c | 27 | 36 | mA | +125°C | |
| DC22d | 33 | 50 | mA | -40°C | 3.3V 20 MIPS(3) |
| DC22a | 33 | 40 | mA | +25°C | |
| DC22b | 33 | 40 | mA | +85°C | |
| DC22c | 33 | 50 | mA | +125°C | |
| DC23d | 44 | 60 | mA | -40°C | 3.3V 30 MIPS(3) |
| DC23a | 43 | 50 | mA | +25°C | |
| DC23b | 42 | 55 | mA | +85°C | |
| DC23c | 41 | 65 | mA | +125°C | |
| DC24d | 55 | 75 | mA | -40°C | 3.3V 40 MIPS |
| DC24a | 54 | 65 | mA | +25°C | |
| DC24b | 52 | 70 | mA | +85°C | |
| DC24c | 51 | 80 | mA | +125°C | |

Note 1: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

- Oscillator is configured in EC mode with PLL, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
- CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to VSS
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero and unimplemented PMDx bits are set to one)
- CPU executing `while(1)` statement
- JTAG is disabled

2: These parameters are characterized but not tested in manufacturing.

3: Data in “Typ” column is at 3.3V, +25°C unless otherwise stated.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 22-6: DC CHARACTERISTICS: IDLE CURRENT (IDLE)

| DC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended | | | |
|---|------------|-----|---|------------|------|------------|
| Parameter No.(2) | Typical(3) | Max | Units | Conditions | | |
| Idle Current (IDLE): Core OFF Clock ON Base Current(1) | | | | | | |
| DC40d | 7 | 20 | mA | -40°C | 3.3V | 10 MIPS(3) |
| DC40a | 6 | 7 | mA | +25°C | | |
| DC40b | 6 | 10 | mA | +85°C | | |
| DC40c | 6 | 20 | mA | +125°C | | |
| DC41d | 10 | 20 | mA | -40°C | 3.3V | 16 MIPS(3) |
| DC41a | 8 | 9 | mA | +25°C | | |
| DC41b | 8 | 10 | mA | +85°C | | |
| DC41c | 8 | 20 | mA | +125°C | | |
| DC42d | 11 | 20 | mA | -40°C | 3.3V | 20 MIPS(3) |
| DC42a | 10 | 10 | mA | +25°C | | |
| DC42b | 10 | 12 | mA | +85°C | | |
| DC42c | 10 | 20 | mA | +125°C | | |
| DC43d | 14 | 25 | mA | -40°C | 3.3V | 30 MIPS(3) |
| DC43a | 13 | 14 | mA | +25°C | | |
| DC43b | 13 | 15 | mA | +85°C | | |
| DC43c | 13 | 25 | mA | +125°C | | |
| DC44d | 14 | 25 | mA | -40°C | 3.3V | 40 MIPS |
| DC44a | 17 | 20 | mA | +25°C | | |
| DC44b | 17 | 20 | mA | +85°C | | |
| DC44c | 18 | 30 | mA | +125°C | | |

Note 1: Base IDLE current is measured as follows:

- CPU core is off, oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
- CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to VSS
- $\overline{\text{MCLR}} = \text{VDD}$, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero and unimplemented PMDx bits are set to one)
- JTAG is disabled

2: These parameters are characterized but not tested in manufacturing.

3: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 22-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

| DC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended | | |
|---|------------------------|-----|---|------------|--|
| Parameter No. ⁽⁵⁾ | Typical ⁽²⁾ | Max | Units | Conditions | |
| Power-Down Current (IPD)⁽¹⁾ | | | | | |
| DC60d | 55 | 500 | μA | -40°C | 3.3V Base Power-Down Current ^(3,4) |
| DC60a | 63 | 300 | μA | +25°C | |
| DC60b | 85 | 350 | μA | +85°C | |
| DC60c | 146 | 600 | μA | +125°C | |
| DC61d | 8 | 15 | μA | -40°C | 3.3V Watchdog Timer Current: ΔI _{WDT} ^(3,5) |
| DC61a | 2 | 3 | μA | +25°C | |
| DC61b | 2 | 2 | μA | +85°C | |
| DC61c | 3 | 5 | μA | +125°C | |

Note 1: IPD (Sleep) current is measured as follows:

- CPU core is off, oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
 - CLKO is configured as an I/O input pin in the Configuration Word
 - All I/O pins are configured as inputs and pulled to VSS
 - $\overline{\text{MCLR}} = V_{\text{DD}}$, WDT and FSCM are disabled, all peripheral modules are disabled (PMDx bits are all ones)
 - VREGS bit (RCON<8>) = 0 (i.e., core regulator is set to stand-by while the device is in Sleep mode)
 - RTCC is disabled.
 - JTAG is disabled
- 2:** Data in the “Typ” column is at 3.3V, +25°C unless otherwise stated.
- 3:** The Watchdog Timer Current is the additional current consumed when the WDT module is enabled. This current should be added to the base IPD current.
- 4:** These currents are measured on the device containing the most memory in this family.
- 5:** These parameters are characterized, but are not tested in manufacturing.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 22-8: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

| DC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended | | | | |
|---|------------------------|-----|---|-------|------------|------|---------|
| Parameter No. | Typical ⁽²⁾ | Max | Doze Ratio | Units | Conditions | | |
| Doze Current (IDOZE)⁽¹⁾ | | | | | | | |
| DC73a | 41 | 51 | 1:2 | mA | -40°C | 3.3V | 40 MIPS |
| DC73f | 20 | 28 | 1:64 | mA | | | |
| DC73g | 19 | 24 | 1:128 | mA | | | |
| DC70a | 40 | 46 | 1:2 | mA | +25°C | 3.3V | 40 MIPS |
| DC70f | 18 | 20 | 1:64 | mA | | | |
| DC70g | 18 | 20 | 1:128 | mA | | | |
| DC71a | 40 | 46 | 1:2 | mA | +85°C | 3.3V | 40 MIPS |
| DC71f | 18 | 25 | 1:64 | mA | | | |
| DC71g | 18 | 20 | 1:128 | mA | | | |
| DC72a | 39 | 55 | 1:2 | mA | +125°C | 3.3V | 40 MIPS |
| DC72f | 18 | 30 | 1:64 | mA | | | |
| DC72g | 18 | 25 | 1:128 | mA | | | |

Note 1: IDOZE is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDOZE measurements are as follows:

- Oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail with overshoot/undershoot < 250 mV
- CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero and unimplemented PMDx bits are set to one)
- CPU executing `while(1)` statement
- JTAG is disabled

2: Data in the “Typ” column is at 3.3V, +25°C unless otherwise stated.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 22-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

| DC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ ±125°C for Extended | | | | |
|--------------------|--------|--|---|--------------------|---------|-------|--|
| Param No. | Symbol | Characteristic | Min | Typ ⁽¹⁾ | Max | Units | Conditions |
| | VIL | Input Low Voltage | | | | | |
| DI10 | | I/O pins | VSS | — | 0.2 VDD | V | |
| DI15 | | MCLR | VSS | — | 0.2 VDD | V | |
| DI16 | | I/O Pins with OSC1 or SOSC1 | VSS | — | 0.2 VDD | V | |
| DI18 | | SDAx, SCLx | VSS | — | 0.3 VDD | V | SMBus disabled |
| DI19 | | SDAx, SCLx | VSS | — | 0.8 | V | SMBus enabled |
| | VIH | Input High Voltage | | | | | |
| DI20 | | I/O Pins Not 5V Tolerant ⁽⁴⁾ | 0.7 VDD | — | VDD | V | — |
| | | I/O Pins 5V Tolerant ⁽⁴⁾ | 0.7 VDD | — | 5.5 | V | |
| DI28 | | SDAx, SCLx | 0.7 VDD | — | 5.5 | V | SMBus disabled |
| DI29 | | SDAx, SCLx | 2.1 | — | 5.5 | V | SMBus enabled |
| | ICNPU | CNx Pull-up Current | | | | | |
| DI30 | | | 50 | 250 | 400 | μA | VDD = 3.3V, VPIN = VSS |
| | IIL | Input Leakage Current^(2,3) | | | | | |
| DI50 | | I/O Pins 5V Tolerant ⁽⁴⁾ | — | — | ±2 | μA | VSS ≤ VPIN ≤ VDD, Pin at high-impedance |
| DI51 | | I/O Pins Not 5V Tolerant ⁽⁴⁾ | — | — | ±1 | μA | VSS ≤ VPIN ≤ VDD, Pin at high-impedance, -40°C ≤ TA ≤ +85°C |
| DI51a | | I/O Pins Not 5V Tolerant ⁽⁴⁾ | — | — | ±2 | μA | Shared with external refer- ence pins, -40°C ≤ TA ≤ +85°C |
| DI51b | | I/O Pins Not 5V Tolerant ⁽⁴⁾ | — | — | ±3.5 | μA | VSS ≤ VPIN ≤ VDD, Pin at high-impedance, -40°C ≤ TA ≤ +125°C |
| DI51c | | I/O Pins Not 5V Tolerant ⁽⁴⁾ | — | — | ±8 | μA | Analog pins shared with external reference pins, -40°C ≤ TA ≤ +125°C |
| DI55 | | MCLR | — | — | ±2 | μA | VSS ≤ VPIN ≤ VDD |
| DI56 | | OSC1 | — | — | ±2 | μA | VSS ≤ VPIN ≤ VDD, XT and HS modes |

- Note 1:** Data in “Typ” column is at 3.3V, 25°C unless otherwise stated.
- Note 2:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- Note 3:** Negative current is defined as current sourced by the pin.
- Note 4:** See “Pin Diagrams” for a list of digital-only and analog pins.
- Note 5:** VIL source < (VSS – 0.3). Characterized but not tested.
- Note 6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5V or devices with USB, “D+” and “D-“ VIH source > (VUSB + 0.3). Characterized but not tested.
- Note 7:** Digital 5V tolerant pins cannot tolerate any “positive” input injection current from input sources > 5V.
- Note 8:** Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- Note 9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical “absolute instantaneous” sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 22-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

| DC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended | | | | |
|--------------------|------------------|--|---|--------------------|-----------------------|-------|--|
| Param No. | Symbol | Characteristic | Min | Typ ⁽¹⁾ | Max | Units | Conditions |
| DI60a | I _{ICL} | Input Low Injection Current | 0 | — | -5 ^(5,8) | mA | All pins except V _{DD} , V _{SS} , AV _{DD} , AV _{SS} , MCLR, V _{CAP} , SOSCI, SOSCO, and RB14 |
| DI60b | I _{ICH} | Input High Injection Current | 0 | — | +5 ^(6,7,8) | mA | All pins except V _{DD} , V _{SS} , AV _{DD} , AV _{SS} , MCLR, V _{CAP} , SOSCI, SOSCO, RB14, and digital 5V-tolerant designated pins |
| DI60c | $\sum I_{ICT}$ | Total Input Injection Current (sum of all I/O and control pins) | -20 ⁽⁹⁾ | — | +20 ⁽⁹⁾ | mA | Absolute instantaneous sum of all \pm input injection currents from all I/O pins ($ I_{ICL} + I_{ICH}) \leq \sum I_{ICT}$ |

- Note 1:** Data in “Typ” column is at 3.3V, 25°C unless otherwise stated.
- 2:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3:** Negative current is defined as current sourced by the pin.
- 4:** See “[Pin Diagrams](#)” for a list of digital-only and analog pins.
- 5:** V_{IL} source < (V_{SS} – 0.3). Characterized but not tested.
- 6:** Non-5V tolerant pins V_{IH} source > (V_{DD} + 0.3), 5V tolerant pins V_{IH} source > 5V or devices with USB, “D+” and “D-“ V_{IH} source > (V_{USB} + 0.3). Characterized but not tested.
- 7:** Digital 5V tolerant pins cannot tolerate any “positive” input injection current from input sources > 5V.
- 8:** Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- 9:** Any number and/or combination of I/O pins not excluded under I_{ICL} or I_{ICH} conditions are permitted provided the mathematical “absolute instantaneous” sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 22-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

| DC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended | | | | |
|--------------------|--------|---|---|------|------|-------|---|
| Param. | Symbol | Characteristic | Min. | Typ. | Max. | Units | Conditions |
| DO10 | VOL | Output Low Voltage I/O Pins: 2x Sink Driver Pins - All pins not defined by 4x or 8x driver pins | — | — | 0.4 | V | IO L ≤ 3 mA, VDD = 3.3V |
| | | Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA0, RA1, RB5, RB6, RB8, RB9, RB14 | — | — | 0.4 | V | IO L ≤ 6 mA, VDD = 3.3V |
| | | Output Low Voltage I/O Pins: 8x Sink Driver Pins - OSCO, CLKO, RA3 | — | — | 0.4 | V | IO L ≤ 10 mA, VDD = 3.3V |
| DO20 | VOH | Output High Voltage I/O Pins: 2x Source Driver Pins - All pins not defined by 4x or 8x driver pins | 2.4 | — | — | V | IO L ≥ -3 mA, VDD = 3.3V |
| | | Output High Voltage I/O Pins: 4x Source Driver Pins - RA0, RA1, RB5, RB6, RB8, RB9, RB14 | 2.4 | — | — | V | IO L ≥ -6 mA, VDD = 3.3V |
| | | Output High Voltage I/O Pins: 8x Source Driver Pins - OSCO, CLKO, RA3 | 2.4 | — | — | V | IO L ≥ -10 mA, VDD = 3.3V |
| DO20A | VOH1 | Output High Voltage I/O Pins: 2x Source Driver Pins - All pins not defined by 4x or 8x driver pins | 1.5 | — | — | V | IO H ≥ -6 mA, VDD = 3.3V See Note 1 |
| | | | 2.0 | — | — | | IO H ≥ -5 mA, VDD = 3.3V See Note 1 |
| | | | 3.0 | — | — | | IO H ≥ -2 mA, VDD = 3.3V See Note 1 |
| | | Output High Voltage 4x Source Driver Pins - RA0, RA1, RB5, RB6, RB8, RB9, RB14 | 1.5 | — | — | V | IO H ≥ -12 mA, VDD = 3.3V See Note 1 |
| | | | 2.0 | — | — | | IO H ≥ -11 mA, VDD = 3.3V See Note 1 |
| | | | 3.0 | — | — | | IO H ≥ -3 mA, VDD = 3.3V See Note 1 |
| | | Output High Voltage 8x Source Driver Pins - OSCO, CLKO, RA3 | 1.5 | — | — | V | IO H ≥ -16 mA, VDD = 3.3V See Note 1 |
| | | | 2.0 | — | — | | IO H ≥ -12 mA, VDD = 3.3V See Note 1 |
| | | | 3.0 | — | — | | IO H ≥ -4 mA, VDD = 3.3V See Note 1 |

Note 1: Parameters are characterized, but not tested.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

22.2 AC Characteristics and Timing Parameters

The information contained in this section defines dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304 AC characteristics and timing parameters.

TABLE 22-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

| | |
|---------------------------|--|
| AC CHARACTERISTICS | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) |
| | Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended Operating voltage V_{DD} range as described in Table 22-1 . |

FIGURE 22-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 22-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

| Param No. | Symbol | Characteristic | Min | Typ | Max | Units | Conditions |
|-----------|--------|-----------------------|-----|-----|-----|-------|--|
| DO50 | Cosc2 | OSC2/SOSC2 pin | — | — | 15 | pF | In XT and HS modes when external clock is used to drive OSC1 |
| DO56 | Cio | All I/O pins and OSC2 | — | — | 50 | pF | EC mode |
| DO58 | CB | SCLx, SDAx | — | — | 400 | pF | In I ² C™ mode |

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

FIGURE 22-2: EXTERNAL CLOCK TIMING




TABLE 22-16: EXTERNAL CLOCK TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended | | | | |
|--------------------|---------------|--|---|--------------------|----------------|-------------------|--------------------------|
| Param No. | Symbol | Characteristic | Min | Typ ⁽¹⁾ | Max | Units | Conditions |
| OS10 | FIN | External CLKI Frequency ⁽⁴⁾ (External clocks allowed only in EC and ECPLL modes) | DC | — | 40 | MHz | EC |
| | | Oscillator Crystal Frequency ⁽⁵⁾ | 3.5 10 | — — | 10 40 33 | MHz MHz kHz | XT HS SOSC |
| OS20 | Tosc | Tosc = 1/Fosc ⁽⁴⁾ | 12.5 | — | DC | ns | — |
| OS25 | Tcy | Instruction Cycle Time ^(2,4) | 25 | — | DC | ns | — |
| OS30 | TosL, TosH | External Clock in (OSC1) ⁽⁵⁾ High or Low Time | 0.375 x Tsc | — | 0.625 x Tsc | ns | EC |
| | | | — | — | 20 | ns | EC |
| OS31 | TosR, TosF | External Clock in (OSC1) ⁽⁵⁾ Rise or Fall Time | — | — | 20 | ns | EC |
| OS40 | TckR | CLKO Rise Time ^(3,5) | — | 5.2 | — | ns | — |
| OS41 | TckF | CLKO Fall Time ^(3,5) | — | 5.2 | — | ns | — |
| OS42 | GM | External Oscillator Transconductance ⁽⁶⁾ | 14 | 16 | 18 | mA/V | VDD = 3.3V TA = +25°C |

Note 1: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated.

2: Instruction cycle period (Tcy) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits can result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at “min.” values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the “max.” cycle time limit is “DC” (no clock) for all devices.

3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.

4: These parameters are characterized by similarity, but are tested in manufacturing at FIN = 40 MHz only.

5: These parameters are characterized by similarity, but are not tested in manufacturing.

6: Data for this parameter is preliminary. This parameter is characterized, but is not tested in manufacturing.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 22-17: PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

| AC CHARACTERISTICS | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended | | | | | |
|--------------------|--------|--|-----|--------------------|-----|-------|-----------------------------|
| Param No. | Symbol | Characteristic | Min | Typ ⁽¹⁾ | Max | Units | Conditions |
| OS50 | FPLLI | PLL Voltage Controlled Oscillator (VCO) Input Frequency Range ⁽²⁾ | 0.8 | — | 8 | MHz | ECPLL, XTPLL modes |
| OS51 | FSYS | On-Chip VCO System Frequency ⁽³⁾ | 100 | — | 200 | MHz | — |
| OS52 | TLOCK | PLL Start-up Time (Lock Time) ⁽³⁾ | 0.9 | 1.5 | 3.1 | ms | — |
| OS53 | DCLK | CLKO Stability (Jitter) ⁽³⁾ | -3 | 0.5 | 3 | % | Measured over 100 ms period |

Note 1: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated.

Note 2: These parameters are characterized by similarity, but are tested in manufacturing at 7.7 MHz input only.

Note 3: These parameters are characterized by similarity, but are not tested in manufacturing. This specification is based on clock cycle by clock cycle measurements. To calculate the effective jitter for individual time bases or communication clocks use this formula:

$$\text{Peripheral Clock Jitter} = \frac{DCLK}{\sqrt{\left(\frac{FOSC}{\text{Peripheral Bit Rate Clock}}\right)}}$$

For example: Fosc = 32 MHz, DCLK = 3%, SPI bit rate clock, (i.e., SCK) is 2 MHz.

$$\text{SPI SCK Jitter} = \left[\frac{DCLK}{\sqrt{\left(\frac{32 \text{ MHz}}{2 \text{ MHz}}\right)}} \right] = \left[\frac{3\%}{\sqrt{16}} \right] = \left[\frac{3\%}{4} \right] = 0.75\%$$

TABLE 22-18: AC CHARACTERISTICS: INTERNAL RC ACCURACY

| AC CHARACTERISTICS | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for industrial -40°C ≤ TA ≤ +125°C for Extended | | | | | |
|---|----------------|--|-----|-----|-------|---------------------|----------------|
| Param No. | Characteristic | Min | Typ | Max | Units | Conditions | |
| Internal FRC Accuracy @ FRC Frequency = 7.37 MHz⁽¹⁾ | | | | | | | |
| F20a | FRC | -2 | — | +2 | % | -40°C ≤ TA ≤ +85°C | VDD = 3.0-3.6V |
| F20b | FRC | -5 | — | +5 | % | -40°C ≤ TA ≤ +125°C | VDD = 3.0-3.6V |

Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.

TABLE 22-19: INTERNAL RC ACCURACY

| AC CHARACTERISTICS | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended | | | | | |
|--|----------------|--|-----|-----|-------|---------------------|----------------|
| Param No. | Characteristic | Min | Typ | Max | Units | Conditions | |
| LPRC @ 32.768 kHz^(1,2) | | | | | | | |
| F21a | LPRC | -15 | ±6 | +15 | % | -40°C ≤ TA ≤ +85°C | VDD = 3.0-3.6V |
| F21b | LPRC | -40 | — | +40 | % | -40°C ≤ TA ≤ +125°C | VDD = 3.0-3.6V |

Note 1: Change of LPRC frequency as VDD changes.

Note 2: LPRC impacts the Watchdog Timer Time-out Period (TWDT1). See [Section 19.4 “Watchdog Timer \(WDT\)”](#) for more information.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

FIGURE 22-3: I/O TIMING CHARACTERISTICS




TABLE 22-20: I/O TIMING REQUIREMENTS


| AC CHARACTERISTICS | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended | | | | | |
|--------------------|--------|---|-----|--------------------|-----|-----------------|------------|
| Param No. | Symbol | Characteristic ⁽²⁾ | Min | Typ ⁽¹⁾ | Max | Units | Conditions |
| DO31 | TioR | Port Output Rise Time | — | 10 | 25 | ns | — |
| DO32 | TioF | Port Output Fall Time | — | 10 | 25 | ns | — |
| DI35 | TINP | INTx Pin High or Low Time (input) | 25 | — | — | ns | — |
| DI40 | TRBP | CNx High or Low Time (input) | 2 | — | — | T _{CY} | — |

Note 1: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated.

Note 2: These parameters are characterized, but are not tested in manufacturing.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

FIGURE 22-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS



dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 22-21: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended | | | | |
|--------------------|--------|---|---|--------------------------------------|-----|-------|---|
| Param No. | Symbol | Characteristic | Min | Typ ⁽²⁾ | Max | Units | Conditions |
| SY10 | TMCL | MCLR Pulse-Width (low) ⁽¹⁾ | 2 | — | — | µs | -40°C to +85°C |
| SY11 | TPWRT | Power-up Timer Period | — | 2 4 8 16 32 64 128 | — | ms | -40°C to +85°C User programmable |
| SY12 | TPOR | Power-on Reset Delay ⁽³⁾ | 3 | 10 | 30 | µs | -40°C to +85°C |
| SY13 | TIOZ | I/O High-Impedance from MCLR Low or Watchdog Timer Reset ⁽¹⁾ | 0.68 | 0.72 | 1.2 | µs | — |
| SY20 | TWDT1 | Watchdog Timer Time-out Period ⁽¹⁾ | — | — | — | ms | See Section 19.4 “Watchdog Timer (WDT)” and LPRC parameter F21a (Table 22-19) . |
| SY30 | TOST | Oscillator Start-up Time | — | 1024 TOSC | — | — | TOSC = OSC1 period |
| SY35 | TFSCM | Fail-Safe Clock Monitor Delay ⁽¹⁾ | — | 500 | 900 | µs | -40°C to +85°C |

Note 1: These parameters are characterized but not tested in manufacturing.

Note 2: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated.

Note 3: These parameters are characterized, but are not tested in manufacturing.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

FIGURE 22-5: TIMER1, 2 AND 3 EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 22-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

| AC CHARACTERISTICS | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended | | | | | | | |
|--------------------|-----------------------|---|-----------------------------|--|-----|--------------|-------|-------------------------------|------------------------------------|
| Param No. | Symbol | Characteristic ⁽²⁾ | | Min | Typ | Max | Units | Conditions | |
| TA10 | T _{TxH} | TxCK High Time | Synchronous, no prescaler | $0.5 T_{CY} + 20$ | — | — | ns | Must also meet parameter TA15 | |
| | | | Synchronous, with prescaler | 10 | — | — | ns | | |
| | | | Asynchronous | 10 | — | — | ns | | |
| TA11 | T _{TxL} | TxCK Low Time | Synchronous, no prescaler | $0.5 T_{CY} + 20$ | — | — | ns | Must also meet parameter TA15 | |
| | | | Synchronous, with prescaler | 10 | — | — | ns | | |
| | | | Asynchronous | 10 | — | — | ns | | |
| TA15 | T _{TxP} | TxCK Input Period | Synchronous, no prescaler | $T_{CY} + 40$ | — | — | ns | — | |
| | | | Synchronous, with prescaler | Greater of: 20 ns or $(T_{CY} + 40)/N$ | — | — | — | | N = prescale value (1, 8, 64, 256) |
| | | | Asynchronous | 20 | — | — | ns | | |
| OS60 | F _{t1} | SOSC1/T1CK Oscillator Input frequency Range (oscillator enabled by setting bit TCS (T1CON<1>)) | | DC | — | 50 | kHz | — | |
| TA20 | T _{CKEXTMRL} | Delay from External TxCK Clock Edge to Timer Increment | | $0.5 T_{CY}$ | — | $1.5 T_{CY}$ | — | — | |

Note 1: Timer1 is a Type A.

Note 2: These parameters are characterized by similarity, but are not tested in manufacturing.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 22-23: TIMER2 EXTERNAL CLOCK TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended | | | | |
|--------------------|-----------|--|------------------|---|-----|--------------------|-------|--|
| Param No. | Symbol | Characteristic ⁽¹⁾ | | Min | Typ | Max | Units | Conditions |
| TB10 | TtxH | TxCK High Time | Synchronous mode | Greater of: 20 or $(T_{CY} + 20)/N$ | — | — | ns | Must also meet parameter TB15 N = prescale value (1, 8, 64, 256) |
| TB11 | TtxL | TxCK Low Time | Synchronous mode | Greater of: 20 or $(T_{CY} + 20)/N$ | — | — | ns | Must also meet parameter TB15 N = prescale value (1, 8, 64, 256) |
| TB15 | TtxP | TxCK Input Period | Synchronous mode | Greater of: 40 or $(2 T_{CY} + 40)/N$ | — | — | ns | N = prescale value (1, 8, 64, 256) |
| TB20 | TCKEXTMRL | Delay from External TxCK Clock Edge to Timer Increment | | $0.75 T_{CY} + 40$ | — | $1.75 T_{CY} + 40$ | ns | — |

Note 1: These parameters are characterized, but are not tested in manufacturing.

TABLE 22-24: TIMER3 EXTERNAL CLOCK TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended | | | | |
|--------------------|-----------|--|-----------------------------|---|-----|--------------------|-------|---------------------------------------|
| Param No. | Symbol | Characteristic ⁽¹⁾ | | Min | Typ | Max | Units | Conditions |
| TC10 | TtxH | TxCK High Time | Synchronous | $T_{CY} + 20$ | — | — | ns | Must also meet parameter TC15 |
| TC11 | TtxL | TxCK Low Time | Synchronous | $T_{CY} + 20$ | — | — | ns | Must also meet parameter TC15 |
| TC15 | TtxP | TxCK Input Period | Synchronous, with prescaler | $2 T_{CY} + 40$ | — | — | ns | N = prescale value (1, 8, 64, 256) |
| TC20 | TCKEXTMRL | Delay from External TxCK Clock Edge to Timer Increment | | $0.75 T_{CY} + 40$ | — | $1.75 T_{CY} + 40$ | ns | — |

Note 1: These parameters are characterized, but are not tested in manufacturing.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

FIGURE 22-6: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS




TABLE 22-25: INPUT CAPTURE TIMING REQUIREMENTS

| AC CHARACTERISTICS | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended | | | | | |
|--------------------|--------|---|----------------|-------------------|-----|-------|-------------------------------|
| Param No. | Symbol | Characteristic ⁽¹⁾ | | Min | Max | Units | Conditions |
| IC10 | TccL | ICx Input Low Time | No Prescaler | $0.5 T_{CY} + 20$ | — | ns | — |
| | | | With Prescaler | 10 | — | ns | |
| IC11 | TccH | ICx Input High Time | No Prescaler | $0.5 T_{CY} + 20$ | — | ns | — |
| | | | With Prescaler | 10 | — | ns | |
| IC15 | TccP | ICx Input Period | | $(T_{CY} + 40)/N$ | — | ns | N = prescale value (1, 4, 16) |

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 22-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 22-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

| AC CHARACTERISTICS | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended | | | | | |
|--------------------|--------|---|-----|-----|-----|-------|--------------------|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min | Typ | Max | Units | Conditions |
| OC10 | TccF | OCx Output Fall Time | — | — | — | ns | See parameter D032 |
| OC11 | TccR | OCx Output Rise Time | — | — | — | ns | See parameter D031 |

Note 1: These parameters are characterized but not tested in manufacturing.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

FIGURE 22-8: OC/PWM MODULE TIMING CHARACTERISTICS




TABLE 22-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended | | | | |
|--------------------|--------|-------------------------------|---|-----|----------|-------|------------|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min | Typ | Max | Units | Conditions |
| OC15 | TFD | Fault Input to PWM I/O Change | — | — | Tcy + 20 | ns | — |
| OC20 | TFLT | Fault Input Pulse-Width | Tcy + 20 | — | — | ns | — |

Note 1: These parameters are characterized but not tested in manufacturing.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 22-28: SPIx MAXIMUM DATA/CLOCK RATE SUMMARY

| AC CHARACTERISTICS | | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended | | |
|--------------------|------------------------------------|---------------------------------------|--------------------------------------|---|-----|-----|
| Maximum Data Rate | Master Transmit Only (Half-Duplex) | Master Transmit/Receive (Full-Duplex) | Slave Transmit/Receive (Full-Duplex) | CKE | CKP | SMP |
| 15 MHz | Table 22-29 | — | — | 0,1 | 0,1 | 0,1 |
| 9 MHz | — | Table 22-30 | — | 1 | 0,1 | 1 |
| 9 MHz | — | Table 22-31 | — | 0 | 0,1 | 1 |
| 15 MHz | — | — | Table 22-32 | 1 | 0 | 0 |
| 11 MHz | — | — | Table 22-33 | 1 | 1 | 0 |
| 15 MHz | — | — | Table 22-34 | 0 | 1 | 0 |
| 11 MHz | — | — | Table 22-35 | 0 | 0 | 0 |

FIGURE 22-9: SPIx MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 0) TIMING CHARACTERISTICS





FIGURE 22-10: SPIx MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 1) TIMING CHARACTERISTICS



dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 22-29: SPIx MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended | | | | |
|--------------------|-----------------------|--|---|--------------------|-----|-------|--|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min | Typ ⁽²⁾ | Max | Units | Conditions |
| SP10 | TscP | Maximum SCK Frequency | — | — | 15 | MHz | See Note 3 |
| SP20 | TscF | SCKx Output Fall Time | — | — | — | ns | See parameter DO32 and Note 4 |
| SP21 | TscR | SCKx Output Rise Time | — | — | — | ns | See parameter DO31 and Note 4 |
| SP30 | TdoF | SDOx Data Output Fall Time | — | — | — | ns | See parameter DO32 and Note 4 |
| SP31 | TdoR | SDOx Data Output Rise Time | — | — | — | ns | See parameter DO31 and Note 4 |
| SP35 | Tsch2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | — | 6 | 20 | ns | — |
| SP36 | TdiV2sch, TdiV2scL | SDOx Data Output Setup to First SCKx Edge | 30 | — | — | ns | — |

Note 1: These parameters are characterized, but are not tested in manufacturing.

Note 2: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated.

Note 3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

Note 4: Assumes 50 pF load on all SPIx pins.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

FIGURE 22-11: SPIx MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS




TABLE 22-30: SPIx MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ 85°C for Industrial -40°C ≤ TA ≤ 125°C for Extended | | | | |
|--------------------|-----------------------|--|---|--------------------|-----|-------|--|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min | Typ ⁽²⁾ | Max | Units | Conditions |
| SP10 | TscP | Maximum SCK Frequency | — | — | 9 | MHz | See Note 3 |
| SP20 | TscF | SCKx Output Fall Time | — | — | — | ns | See parameter DO32 and Note 4 |
| SP21 | TscR | SCKx Output Rise Time | — | — | — | ns | See parameter DO31 and Note 4 |
| SP30 | TdoF | SDOx Data Output Fall Time | — | — | — | ns | See parameter DO32 and Note 4 |
| SP31 | TdoR | SDOx Data Output Rise Time | — | — | — | ns | See parameter DO31 and Note 4 |
| SP35 | Tsch2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | — | 6 | 20 | ns | — |
| SP36 | TdoV2sc, TdoV2scL | SDOx Data Output Setup to First SCKx Edge | 30 | — | — | ns | — |
| SP40 | TdiV2sch, TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge | 30 | — | — | ns | — |
| SP41 | Tsch2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 30 | — | — | ns | — |

Note 1: These parameters are characterized, but are not tested in manufacturing.

Note 2: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated.

Note 3: The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.

Note 4: Assumes 50 pF load on all SPIx pins.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

FIGURE 22-12: SPIx MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS





TABLE 22-31: SPIx MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended | | | | |
|--------------------|-----------------------|--|---|--------------------|-----|-------|---|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min | Typ ⁽²⁾ | Max | Units | Conditions |
| SP10 | TscP | Maximum SCK Frequency | — | — | 9 | MHz | -40°C to +125°C and see Note 3 |
| SP20 | TscF | SCKx Output Fall Time | — | — | — | ns | See parameter DO32 and Note 4 |
| SP21 | TscR | SCKx Output Rise Time | — | — | — | ns | See parameter DO31 and Note 4 |
| SP30 | TdoF | SDOx Data Output Fall Time | — | — | — | ns | See parameter DO32 and Note 4 |
| SP31 | TdoR | SDOx Data Output Rise Time | — | — | — | ns | See parameter DO31 and Note 4 |
| SP35 | Tsch2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | — | 6 | 20 | ns | — |
| SP36 | TdoV2scH, TdoV2scL | SDOx Data Output Setup to First SCKx Edge | 30 | — | — | ns | — |
| SP40 | TdiV2scH, TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge | 30 | — | — | ns | — |
| SP41 | Tsch2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 30 | — | — | ns | — |

- Note 1:** These parameters are characterized, but are not tested in manufacturing.
Note 2: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated.
Note 3: The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.
Note 4: Assumes 50 pF load on all SPIx pins.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

FIGURE 22-13: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING CHARACTERISTICS



dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304


TABLE 22-32: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended | | | | |
|--------------------|-----------------------|---|---|--------------------|-----|-------|--|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min | Typ ⁽²⁾ | Max | Units | Conditions |
| SP70 | TscP | Maximum SCK Input Frequency | — | — | 15 | MHz | See Note 3 |
| SP72 | TscF | SCKx Input Fall Time | — | — | — | ns | See parameter DO32 and Note 4 |
| SP73 | TscR | SCKx Input Rise Time | — | — | — | ns | See parameter DO31 and Note 4 |
| SP30 | TdoF | SDOx Data Output Fall Time | — | — | — | ns | See parameter DO32 and Note 4 |
| SP31 | TdoR | SDOx Data Output Rise Time | — | — | — | ns | See parameter DO31 and Note 4 |
| SP35 | Tsch2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | — | 6 | 20 | ns | — |
| SP36 | TdoV2scH, TdoV2scL | SDOx Data Output Setup to First SCKx Edge | 30 | — | — | ns | — |
| SP40 | TdiV2scH, TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge | 30 | — | — | ns | — |
| SP41 | Tsch2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 30 | — | — | ns | — |
| SP50 | TssL2scH, TssL2scL | \overline{SSx} ↓ to SCKx ↑ or SCKx Input | 120 | — | — | ns | — |
| SP51 | TssH2doZ | \overline{SSx} ↑ to SDOx Output High-Impedance ⁽⁴⁾ | 10 | — | 50 | ns | — |
| SP52 | Tsch2ssH TscL2ssH | \overline{SSx} after SCKx Edge | 1.5 Tcy + 40 | — | — | ns | See Note 4 |
| SP60 | TssL2doV | SDOx Data Output Valid after \overline{SSx} Edge | — | — | 50 | ns | — |

- Note 1:** These parameters are characterized, but are not tested in manufacturing.
Note 2: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated.
Note 3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specification.
Note 4: Assumes 50 pF load on all SPIx pins.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

FIGURE 22-14: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS



dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 22-33: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended | | | | |
|--------------------|-----------------------|--|---|--------------------|-----|-------|---|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min | Typ ⁽²⁾ | Max | Units | Conditions |
| SP70 | TscP | Maximum SCK Input Frequency | — | — | 11 | MHz | See Note 3 |
| SP72 | TscF | SCKx Input Fall Time | — | — | — | ns | See parameter DO32 and Note 4 |
| SP73 | TscR | SCKx Input Rise Time | — | — | — | ns | See parameter DO31 and Note 4 |
| SP30 | TdoF | SDOx Data Output Fall Time | — | — | — | ns | See parameter DO32 and Note 4 |
| SP31 | TdoR | SDOx Data Output Rise Time | — | — | — | ns | See parameter DO31 and Note 4 |
| SP35 | Tsch2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | — | 6 | 20 | ns | — |
| SP36 | TdoV2scH, TdoV2scL | SDOx Data Output Setup to First SCKx Edge | 30 | — | — | ns | — |
| SP40 | TdiV2scH, TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge | 30 | — | — | ns | — |
| SP41 | Tsch2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 30 | — | — | ns | — |
| SP50 | TssL2scH, TssL2scL | $\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input | 120 | — | — | ns | — |
| SP51 | TssH2doZ | $\overline{SSx} \uparrow$ to SDOx Output High-Impedance ⁽⁴⁾ | 10 | — | 50 | ns | — |
| SP52 | Tsch2ssH, TscL2ssH | \overline{SSx} after SCKx Edge | 1.5 Tcy + 40 | — | — | ns | See Note 4 |
| SP60 | TssL2doV | SDOx Data Output Valid after \overline{SSx} Edge | — | — | 50 | ns | — |

Note 1: These parameters are characterized, but are not tested in manufacturing.


2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

FIGURE 22-15: SPIx SLAVE MODE (FULL-DUPLEX CKE = 0, CKP = 1, SMP = 0) TIMING CHARACTERISTICS



dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 22-34: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended | | | | |
|--------------------|-----------------------|---|---|--------------------|-----|-------|--|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min | Typ ⁽²⁾ | Max | Units | Conditions |
| SP70 | TscP | Maximum SCK Input Frequency | — | — | 15 | MHz | See Note 3 |
| SP72 | TscF | SCKx Input Fall Time | — | — | — | ns | See parameter DO32 and Note 4 |
| SP73 | TscR | SCKx Input Rise Time | — | — | — | ns | See parameter DO31 and Note 4 |
| SP30 | TdoF | SDOx Data Output Fall Time | — | — | — | ns | See parameter DO32 and Note 4 |
| SP31 | TdoR | SDOx Data Output Rise Time | — | — | — | ns | See parameter DO31 and Note 4 |
| SP35 | Tsch2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | — | 6 | 20 | ns | — |
| SP36 | TdoV2scH, TdoV2scL | SDOx Data Output Setup to First SCKx Edge | 30 | — | — | ns | — |
| SP40 | TdiV2scH, TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge | 30 | — | — | ns | — |
| SP41 | Tsch2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 30 | — | — | ns | — |
| SP50 | TssL2scH, TssL2scL | \overline{SSx} ↓ to SCKx ↑ or SCKx Input | 120 | — | — | ns | — |
| SP51 | TssH2doZ | \overline{SSx} ↑ to SDOx Output High-Impedance ⁽⁴⁾ | 10 | — | 50 | ns | — |
| SP52 | Tsch2ssH TscL2ssH | \overline{SSx} after SCKx Edge | 1.5 TCY + 40 | — | — | ns | See Note 4 |

Note 1: These parameters are characterized, but are not tested in manufacturing.


Note 2: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated.

Note 3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

Note 4: Assumes 50 pF load on all SPIx pins.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

FIGURE 22-16: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING CHARACTERISTICS



dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

FIGURE 22-17: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (MASTER MODE)





FIGURE 22-18: I2Cx BUS DATA TIMING CHARACTERISTICS (MASTER MODE)



dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 22-36: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

| AC CHARACTERISTICS | | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended | | | |
|--------------------|---------|-------------------------------|---------------------------|---|------|-------------------|---|
| Param No. | Symbol | Characteristic ⁽³⁾ | | Min ⁽¹⁾ | Max | Units | Conditions |
| IM10 | TLO:SCL | Clock Low Time | 100 kHz mode | $T_{CY}/2 (BRG + 1)$ | — | μs | — |
| | | | 400 kHz mode | $T_{CY}/2 (BRG + 1)$ | — | μs | — |
| | | | 1 MHz mode ⁽²⁾ | $T_{CY}/2 (BRG + 1)$ | — | μs | — |
| IM11 | THI:SCL | Clock High Time | 100 kHz mode | $T_{CY}/2 (BRG + 1)$ | — | μs | — |
| | | | 400 kHz mode | $T_{CY}/2 (BRG + 1)$ | — | μs | — |
| | | | 1 MHz mode ⁽²⁾ | $T_{CY}/2 (BRG + 1)$ | — | μs | — |
| IM20 | TF:SCL | SDAx and SCLx Fall Time | 100 kHz mode | — | 300 | ns | Cb is specified to be from 10 to 400 pF |
| | | | 400 kHz mode | $20 + 0.1 C_B$ | 300 | ns | |
| | | | 1 MHz mode ⁽²⁾ | — | 100 | ns | |
| IM21 | TR:SCL | SDAx and SCLx Rise Time | 100 kHz mode | — | 1000 | ns | Cb is specified to be from 10 to 400 pF |
| | | | 400 kHz mode | $20 + 0.1 C_B$ | 300 | ns | |
| | | | 1 MHz mode ⁽²⁾ | — | 300 | ns | |
| IM25 | TSU:DAT | Data Input Setup Time | 100 kHz mode | 250 | — | ns | — |
| | | | 400 kHz mode | 100 | — | ns | |
| | | | 1 MHz mode ⁽²⁾ | 40 | — | ns | |
| IM26 | THD:DAT | Data Input Hold Time | 100 kHz mode | 0 | — | μs | — |
| | | | 400 kHz mode | 0 | 0.9 | μs | |
| | | | 1 MHz mode ⁽²⁾ | 0.2 | — | μs | |
| IM30 | TSU:STA | Start Condition Setup Time | 100 kHz mode | $T_{CY}/2 (BRG + 1)$ | — | μs | Only relevant for Repeated Start condition |
| | | | 400 kHz mode | $T_{CY}/2 (BRG + 1)$ | — | μs | |
| | | | 1 MHz mode ⁽²⁾ | $T_{CY}/2 (BRG + 1)$ | — | μs | |
| IM31 | THD:STA | Start Condition Hold Time | 100 kHz mode | $T_{CY}/2 (BRG + 1)$ | — | μs | After this period the first clock pulse is generated |
| | | | 400 kHz mode | $T_{CY}/2 (BRG + 1)$ | — | μs | |
| | | | 1 MHz mode ⁽²⁾ | $T_{CY}/2 (BRG + 1)$ | — | μs | |
| IM33 | TSU:STO | Stop Condition Setup Time | 100 kHz mode | $T_{CY}/2 (BRG + 1)$ | — | μs | — |
| | | | 400 kHz mode | $T_{CY}/2 (BRG + 1)$ | — | μs | |
| | | | 1 MHz mode ⁽²⁾ | $T_{CY}/2 (BRG + 1)$ | — | μs | |
| IM34 | THD:STO | Stop Condition Hold Time | 100 kHz mode | $T_{CY}/2 (BRG + 1)$ | — | ns | — |
| | | | 400 kHz mode | $T_{CY}/2 (BRG + 1)$ | — | ns | |
| | | | 1 MHz mode ⁽²⁾ | $T_{CY}/2 (BRG + 1)$ | — | ns | |
| IM40 | TAA:SCL | Output Valid From Clock | 100 kHz mode | — | 3500 | ns | — |
| | | | 400 kHz mode | — | 1000 | ns | — |
| | | | 1 MHz mode ⁽²⁾ | — | 400 | ns | — |
| IM45 | TBF:SDA | Bus Free Time | 100 kHz mode | 4.7 | — | μs | Time the bus must be free before a new transmission can start |
| | | | 400 kHz mode | 1.3 | — | μs | |
| | | | 1 MHz mode ⁽²⁾ | 0.5 | — | μs | |
| IM50 | CB | Bus Capacitive Loading | — | 400 | pF | — | |
| IM51 | TPGD | Pulse Gobbler Delay | 65 | 390 | ns | See Note 4 | |

Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to **Section 19. “Inter-Integrated Circuit (I²C™)”** (DS70195) in the “dsPIC33F/PIC24H Family Reference Manual”.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

3: These parameters are characterized by similarity, but are not tested in manufacturing.

4: Typical value for this parameter is 130ns.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

FIGURE 22-19: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)





FIGURE 22-20: I2Cx BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)



dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 22-38: ADC MODULE SPECIFICATIONS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended | | | | |
|---------------------------|---------------|---|---|------------|----------------------------------|---------------|---|
| Param No. | Symbol | Characteristic | Min. | Typ | Max. | Units | Conditions |
| Device Supply | | | | | | | |
| AD01 | AVDD | Module VDD Supply ⁽²⁾ | Greater of VDD – 0.3 or 3.0 | — | Lesser of VDD + 0.3 or 3.6 | V | — |
| AD02 | AVSS | Module VSS Supply ⁽²⁾ | VSS – 0.3 | — | VSS + 0.3 | V | — |
| Reference Inputs | | | | | | | |
| AD05 | VREFH | Reference Voltage High | AVSS + 2.5 | — | AVDD | V | See Note 1 |
| AD05a | | | 3.0 | — | 3.6 | V | VREFH = AVDD VREFL = AVSS = 0, see Note 2 |
| AD06 | VREFL | Reference Voltage Low | AVSS | — | AVDD – 2.5 | V | See Note 1 |
| AD06a | | | 0 | — | 0 | V | VREFH = AVDD VREFL = AVSS = 0, see Note 2 |
| AD07 | VREF | Absolute Reference Voltage ⁽²⁾ | 2.5 | — | 3.6 | V | VREF = VREFH - VREFL |
| AD08 | IREF | Current Drain | — | 250 | 550 | μA | ADC operating, See Note 1 |
| | | | — | — | 10 | μA | ADC off, See Note 1 |
| AD08a | IAD | Operating Current | — | 7.0 | 9.0 | mA | 10-bit ADC mode, See Note 2 |
| | | | — | 2.7 | 3.2 | mA | 12-bit ADC mode, See Note 2 |
| Analog Input | | | | | | | |
| AD12 | VINH | Input Voltage Range VINH ⁽²⁾ | VINL | — | VREFH | V | This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), positive input |
| AD13 | VINL | Input Voltage Range VINL ⁽²⁾ | VREFL | — | AVSS + 1V | V | This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), negative input |
| AD17 | RIN | Recommended Impedance of Analog Voltage Source ⁽³⁾ | — | — | 200 | Ω | 10-bit ADC |
| | | | — | — | 200 | Ω | 12-bit ADC |

Note 1: These parameters are not characterized or tested in manufacturing.

Note 2: These parameters are characterized, but are not tested in manufacturing.

Note 3: These parameters are assured by design, but are not characterized or tested in manufacturing.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 22-39: ADC MODULE SPECIFICATIONS (12-BIT MODE)

| AC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended | | | | |
|---|--------|--------------------------------|---|------|------|-------|---|
| Param No. | Symbol | Characteristic | Min. | Typ | Max. | Units | Conditions |
| ADC Accuracy (12-bit Mode) – Measurements with external VREF+/VREF-(3) | | | | | | | |
| AD20a | Nr | Resolution(4) | 12 data bits | | | bits | — |
| AD21a | INL | Integral Nonlinearity | -2 | — | +2 | LSb | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V |
| AD22a | DNL | Differential Nonlinearity | >-1 | — | <1 | LSb | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V |
| AD23a | GERR | Gain Error | — | 3.4 | 10 | LSb | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V |
| AD24a | EOFF | Offset Error | — | 0.9 | 5 | LSb | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V |
| AD25a | — | Monotonicity | — | — | — | — | Guaranteed(1) |
| ADC Accuracy (12-bit Mode) – Measurements with internal VREF+/VREF-(3) | | | | | | | |
| AD20a | Nr | Resolution(4) | 12 data bits | | | bits | — |
| AD21a | INL | Integral Nonlinearity | -2 | — | +2 | LSb | VINL = AVSS = 0V, AVDD = 3.6V |
| AD22a | DNL | Differential Nonlinearity | >-1 | — | <1 | LSb | VINL = AVSS = 0V, AVDD = 3.6V |
| AD23a | GERR | Gain Error | — | 10.5 | 20 | LSb | VINL = AVSS = 0V, AVDD = 3.6V |
| AD24a | EOFF | Offset Error | — | 3.8 | 10 | LSb | VINL = AVSS = 0V, AVDD = 3.6V |
| AD25a | — | Monotonicity | — | — | — | — | Guaranteed(1) |
| Dynamic Performance (12-bit Mode)(2) | | | | | | | |
| AD30a | THD | Total Harmonic Distortion | — | — | -75 | dB | — |
| AD31a | SINAD | Signal to Noise and Distortion | 68.5 | 69.5 | — | dB | — |
| AD32a | SFDR | Spurious Free Dynamic Range | 80 | — | — | dB | — |
| AD33a | FNYQ | Input Signal Bandwidth | — | — | 250 | kHz | — |
| AD34a | ENOB | Effective Number of Bits | 11.09 | 11.3 | — | bits | — |

Note 1: The A/D conversion result never decreases with an increase in the input voltage, and has no missing codes.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: These parameters are characterized, but are tested at 20 ksps only.

4: Injection currents $> |0|$ can affect the ADC results by approximately 4-6 counts.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

FIGURE 22-21: ADC CONVERSION (12-BIT MODE) TIMING CHARACTERISTICS
(ASAM = 0, SSRC<2:0> = 000)




TABLE 22-41: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended | | | | |
|--------------------------|-------------------|--|---|---------|---------|-------|-----------------------------------|
| Param No. | Symbol | Characteristic | Min. | Typ | Max. | Units | Conditions |
| Clock Parameters | | | | | | | |
| AD50 | TAD | ADC Clock Period ⁽²⁾ | 117.6 | — | — | ns | — |
| AD51 | t _{RC} | ADC Internal RC Oscillator Period ⁽²⁾ | — | 250 | — | ns | — |
| Conversion Rate | | | | | | | |
| AD55 | t _{CONV} | Conversion Time ⁽²⁾ | — | 14 TAD | — | ns | — |
| AD56 | FCNV | Throughput Rate ⁽²⁾ | — | — | 500 | Ksps | — |
| AD57 | T _{SAMP} | Sample Time ⁽²⁾ | 3.0 TAD | — | — | — | — |
| Timing Parameters | | | | | | | |
| AD60 | t _{PCS} | Conversion Start from Sample Trigger ⁽²⁾ | 2.0 TAD | — | 3.0 TAD | — | Auto Convert Trigger not selected |
| AD61 | t _{PSS} | Sample Start from Setting Sample (SAMP) bit ⁽²⁾ | 2.0 TAD | — | 3.0 TAD | — | — |
| AD62 | t _{CSS} | Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾ | — | 0.5 TAD | — | — | — |
| AD63 | t _{DPU} | Time to Stabilize Analog Stage from ADC Off to ADC On ⁽²⁾ | — | — | 20 | μs | — |

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

2: These parameters are characterized but not tested in manufacturing.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

FIGURE 22-22: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 0, SSRC<2:0> = 000)





FIGURE 22-23: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)



dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended | | | | |
|--------------------------|--------|--|---|--------------------|---------|-------|-----------------------------------|
| Param No. | Symbol | Characteristic | Min. | Typ ⁽¹⁾ | Max. | Units | Conditions |
| Clock Parameters | | | | | | | |
| AD50 | TAD | ADC Clock Period ⁽¹⁾ | 76 | — | — | ns | — |
| AD51 | tRC | ADC Internal RC Oscillator Period ⁽¹⁾ | — | 250 | — | ns | — |
| Conversion Rate | | | | | | | |
| AD55 | tCONV | Conversion Time ⁽¹⁾ | — | 12 TAD | — | — | — |
| AD56 | FCNV | Throughput Rate ⁽¹⁾ | — | — | 1.1 | Msp/s | — |
| AD57 | TSAMP | Sample Time ⁽¹⁾ | 2.0 TAD | — | — | — | — |
| Timing Parameters | | | | | | | |
| AD60 | tPCS | Conversion Start from Sample Trigger ⁽¹⁾ | 2.0 TAD | — | 3.0 TAD | — | Auto-Convert Trigger not selected |
| AD61 | tPSS | Sample Start from Setting Sample (SAMP) bit ⁽¹⁾ | 2.0 TAD | — | 3.0 TAD | — | — |
| AD62 | tCSS | Conversion Completion to Sample Start (ASAM = 1) ⁽¹⁾ | — | 0.5 TAD | — | — | — |
| AD63 | tDPU | Time to Stabilize Analog Stage from ADC Off to ADC On ⁽¹⁾ | — | — | 20 | μs | — |

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

NOTES:

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

23.0 HIGH TEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304 electrical characteristics for devices operating in an ambient temperature range of -40°C to $+150^{\circ}\text{C}$.

The specifications between -40°C to $+150^{\circ}\text{C}$ are identical to those shown in [Section 22.0 “Electrical Characteristics”](#) for operation between -40°C to $+125^{\circ}\text{C}$, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter DC10 in [Section 22.0 “Electrical Characteristics”](#) is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304 high temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

| | |
|--|---|
| Ambient temperature under bias ⁽⁴⁾ | -40°C to $+150^{\circ}\text{C}$ |
| Storage temperature | -65°C to $+160^{\circ}\text{C}$ |
| Voltage on VDD with respect to VSS | -0.3V to $+4.0\text{V}$ |
| Voltage on any pin that is not 5V tolerant with respect to VSS ⁽⁵⁾ | -0.3V to $(\text{VDD} + 0.3\text{V})$ |
| Voltage on any 5V tolerant pin with respect to VSS when $\text{VDD} < 3.0\text{V}$ ⁽⁵⁾ | -0.3V to 3.6V |
| Voltage on any 5V tolerant pin with respect to VSS when $\text{VDD} \geq 3.0\text{V}$ ⁽⁵⁾ | -0.3V to 5.6V |
| Maximum current out of VSS pin | 60 mA |
| Maximum current into VDD pin ⁽²⁾ | 60 mA |
| Maximum junction temperature | $+155^{\circ}\text{C}$ |
| Maximum current sourced/sunk by any 2x I/O pin ⁽³⁾ | 2 mA |
| Maximum current sourced/sunk by any 4x I/O pin ⁽³⁾ | 4 mA |
| Maximum current sourced/sunk by any 8x I/O pin ⁽³⁾ | 8 mA |
| Maximum current sunk by all ports combined | 70 mA |
| Maximum current sourced by all ports combined ⁽²⁾ | 70 mA |

Note 1: Stresses above those listed under “Absolute Maximum Ratings” can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.

2: Maximum allowable current is a function of device maximum power dissipation (see [Table 23-2](#)).

3: Unlike devices at 125°C and below, the specifications in this section also apply to the CLKOUT, VREF+, VREF-, SCLx, SDAX, PGCx, and PGDx pins.

4: AEC-Q100 reliability testing for devices intended to operate at 150°C is 1,000 hours. Any design in which the total operating time from 125°C to 150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.

5: Refer to the “[Pin Diagrams](#)” section for 5V tolerant pins.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

23.1 High Temperature DC Characteristics

TABLE 23-1: OPERATING MIPS VS. VOLTAGE

| Characteristic | VDD Range (in Volts) | Temperature Range (in °C) | Max MIPS |
|----------------|-----------------------------|------------------------------|--|
| | | | dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304 |
| HDC5 | VBOR to 3.6V ⁽¹⁾ | -40°C to +150°C | 20 |

Note 1: Device is functional at $V_{BORMIN} < V_{DD} < V_{DDMIN}$. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized. Refer to parameter [BO10](#) in [Table 22-11](#) for the minimum and maximum BOR values.

TABLE 23-2: THERMAL OPERATING CONDITIONS

| Rating | Symbol | Min | Typ | Max | Unit |
|--|--------|-----------------------------|-----|------|------|
| High Temperature Devices | | | | | |
| Operating Junction Temperature Range | TJ | -40 | — | +155 | °C |
| Operating Ambient Temperature Range | TA | -40 | — | +150 | °C |
| Power Dissipation: Internal chip power dissipation: $P_{INT} = V_{DD} \times (I_{DD} - \Sigma I_{OH})$ I/O Pin Power Dissipation: $I/O = \Sigma (\{V_{DD} - V_{OH}\} \times I_{OH}) + \Sigma (V_{OL} \times I_{OL})$ | PD | PINT + PI/O | | | W |
| Maximum Allowed Power Dissipation | PDMAX | $(T_J - T_A) / \theta_{JA}$ | | | W |

TABLE 23-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

| DC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^\circ\text{C} \leq T_A \leq +150^\circ\text{C}$ for High Temperature | | | | |
|--------------------------|-----------------------|----------------|---|-----|-----|-------|-----------------|
| Parameter No. | Symbol | Characteristic | Min | Typ | Max | Units | Conditions |
| Operating Voltage | | | | | | | |
| HDC10 | Supply Voltage | | | | | | |
| | VDD | — | 3.0 | 3.3 | 3.6 | V | -40°C to +150°C |

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 23-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

| DC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +150^{\circ}\text{C}$ for High Temperature | | | |
|---|---------|------|---|------------|------|--|
| Parameter No. | Typical | Max | Units | Conditions | | |
| Power-Down Current (IPD)⁽³⁾ | | | | | | |
| HDC60e | 250 | 2000 | μA | +150°C | 3.3V | Base Power-Down Current ^(1,3) |
| HDC61c | 3 | 5 | μA | +150°C | 3.3V | Watchdog Timer Current: ΔI_{WDT} ^(2,4) |

- Note 1:** Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.
- Note 2:** The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- Note 3:** These currents are measured on the device containing the most memory in this family.
- Note 4:** These parameters are characterized, but are not tested in manufacturing.

TABLE 23-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

| DC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +150^{\circ}\text{C}$ for High Temperature | | | |
|--------------------|------------------------|-----|---|------------|------|---------|
| Parameter No. | Typical ⁽¹⁾ | Max | Units | Conditions | | |
| HDC20 | 19 | 35 | mA | +150°C | 3.3V | 10 MIPS |
| HDC21 | 27 | 45 | mA | +150°C | 3.3V | 16 MIPS |
| HDC22 | 33 | 55 | mA | +150°C | 3.3V | 20 MIPS |

- Note 1:** These parameters are characterized, but are not tested in manufacturing.

TABLE 23-6: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

| DC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +150^{\circ}\text{C}$ for High Temperature | | | |
|--------------------|------------------------|-----|---|-------|------------|------|
| Parameter No. | Typical ⁽¹⁾ | Max | Doze Ratio | Units | Conditions | |
| HDC72a | 39 | 45 | 1:2 | mA | +150°C | 3.3V |
| HDC72f | 18 | 25 | 1:64 | mA | | |
| HDC72g | 18 | 25 | 1:128 | mA | | |

- Note 1:** Parameters with Doze ratios of 1:2 and 1:64 are characterized, but are not tested in manufacturing.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 23-7: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

| DC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for High Temperature | | | | |
|--------------------|--------|---|--|------|------|-------|--|
| Param. | Symbol | Characteristic | Min. | Typ. | Max. | Units | Conditions |
| DO10 | VOL | Output Low Voltage I/O Pins: 2x Sink Driver Pins - All pins not defined by 4x or 8x driver pins | — | — | 0.4 | V | $I_{OL} \leq 1.8 \text{ mA}$, $V_{DD} = 3.3\text{V}$ See Note 1 |
| | | Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA0, RA1, RB5, RB6, RB8, RB9, RB14 | — | — | 0.4 | V | $I_{OL} \leq 3.6 \text{ mA}$, $V_{DD} = 3.3\text{V}$ See Note 1 |
| | | Output Low Voltage I/O Pins: 8x Sink Driver Pins - OSCO, CLKO, RA3 | — | — | 0.4 | V | $I_{OL} \leq 6 \text{ mA}$, $V_{DD} = 3.3\text{V}$ See Note 1 |
| DO20 | VOH | Output High Voltage I/O Pins: 2x Source Driver Pins - All pins not defined by 4x or 8x driver pins | 2.4 | — | — | V | $I_{OL} \geq -1.8 \text{ mA}$, $V_{DD} = 3.3\text{V}$ See Note 1 |
| | | Output High Voltage I/O Pins: 4x Source Driver Pins - RA0, RA1, RB5, RB6, RB8, RB9, RB14 | 2.4 | — | — | V | $I_{OL} \geq -3 \text{ mA}$, $V_{DD} = 3.3\text{V}$ See Note 1 |
| | | Output High Voltage I/O Pins: 8x Source Driver Pins - OSCO, CLKO, RA3 | 2.4 | — | — | V | $I_{OL} \geq -6 \text{ mA}$, $V_{DD} = 3.3\text{V}$ See Note 1 |
| DO20A | VOH1 | Output High Voltage I/O Pins: 2x Source Driver Pins - All pins not defined by 4x or 8x driver pins | 1.5 | — | — | V | $I_{OH} \geq -1.9 \text{ mA}$, $V_{DD} = 3.3\text{V}$ See Note 1 |
| | | | 2.0 | — | — | | $I_{OH} \geq -1.85 \text{ mA}$, $V_{DD} = 3.3\text{V}$ See Note 1 |
| | | | 3.0 | — | — | | $I_{OH} \geq -1.4 \text{ mA}$, $V_{DD} = 3.3\text{V}$ See Note 1 |
| | | Output High Voltage 4x Source Driver Pins - RA0, RA1, RB5, RB6, RB8, RB9, RB14 | 1.5 | — | — | V | $I_{OH} \geq -3.9 \text{ mA}$, $V_{DD} = 3.3\text{V}$ See Note 1 |
| | | | 2.0 | — | — | | $I_{OH} \geq -3.7 \text{ mA}$, $V_{DD} = 3.3\text{V}$ See Note 1 |
| | | | 3.0 | — | — | | $I_{OH} \geq -2 \text{ mA}$, $V_{DD} = 3.3\text{V}$ See Note 1 |
| | | Output High Voltage 8x Source Driver Pins - OSCO, CLKO, RA3 | 1.5 | — | — | V | $I_{OH} \geq -7.5 \text{ mA}$, $V_{DD} = 3.3\text{V}$ See Note 1 |
| | | | 2.0 | — | — | | $I_{OH} \geq -6.8 \text{ mA}$, $V_{DD} = 3.3\text{V}$ See Note 1 |
| | | | 3.0 | — | — | | $I_{OH} \geq -3 \text{ mA}$, $V_{DD} = 3.3\text{V}$ See Note 1 |

Note 1: Parameters are characterized, but not tested.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

23.2 AC Characteristics and Timing Parameters

The information contained in this section defines dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304 AC characteristics and timing parameters for high temperature devices. However, all AC timing specifications in this section are the same as those in [Section 22.2 “AC Characteristics and Timing Parameters”](#), with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter OS53 in [Section 22.2 “AC Characteristics and Timing Parameters”](#) is the Industrial and Extended temperature equivalent of HOS53.

TABLE 23-8: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

| | |
|---------------------------|--|
| AC CHARACTERISTICS | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) |
| | Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +150^{\circ}\text{C}$ for High Temperature Operating voltage V_{DD} range as described in Table 23-1 . |

FIGURE 23-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 23-9: PLL CLOCK TIMING SPECIFICATIONS

| AC CHARACTERISTICS | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +150^{\circ}\text{C}$ for High Temperature | | | | | |
|---------------------------|--------|---|-----|-----|-----|-------|-----------------------------|
| Param No. | Symbol | Characteristic | Min | Typ | Max | Units | Conditions |
| HOS53 | DCLK | CLKO Stability (Jitter) ⁽¹⁾ | -5 | 0.5 | 5 | % | Measured over 100 ms period |

Note 1: These parameters are characterized by similarity, but are not tested in manufacturing. This specification is based on clock cycle by clock cycle measurements. To calculate the effective jitter for individual time bases or communication clocks use this formula:

$$Peripheral\ Clock\ Jitter = \frac{DCLK}{\sqrt{\left(\frac{FOSC}{Peripheral\ Bit\ Rate\ Clock}\right)}}$$

For example: $Fosc = 32\text{ MHz}$, $DCLK = 5\%$, SPI bit rate clock, (i.e., SCK) is 2 MHz .

$$SPI\ SCK\ Jitter = \left[\frac{DCLK}{\sqrt{\left(\frac{32\text{ MHz}}{2\text{ MHz}}\right)}} \right] = \left[\frac{5\%}{\sqrt{16}} \right] = \left[\frac{5\%}{4} \right] = 1.25\%$$

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 23-10: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

| AC CHARACTERISTICS | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +150^{\circ}\text{C}$ for High Temperature | | | | | |
|--------------------|-----------------------|--|-----|-----|-----|-------|------------|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min | Typ | Max | Units | Conditions |
| HSP35 | Tsch2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | — | 10 | 25 | ns | — |
| HSP40 | TdiV2sch, TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge | 28 | — | — | ns | — |
| HSP41 | Tsch2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 35 | — | — | ns | — |

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 23-11: SPIx MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

| AC CHARACTERISTICS | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +150^{\circ}\text{C}$ for High Temperature | | | | | |
|--------------------|-----------------------|--|-----|-----|-----|-------|------------|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min | Typ | Max | Units | Conditions |
| HSP35 | Tsch2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | — | 10 | 25 | ns | — |
| HSP36 | TdoV2sc, TdoV2scL | SDOx Data Output Setup to First SCKx Edge | 35 | — | — | ns | — |
| HSP40 | TdiV2sch, TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge | 28 | — | — | ns | — |
| HSP41 | Tsch2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 35 | — | — | ns | — |

Note 1: These parameters are characterized but not tested in manufacturing.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 23-12: SPIx MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

| AC CHARACTERISTICS | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +150^{\circ}\text{C}$ for High Temperature | | | | | |
|--------------------|-----------------------|--|-----|-----|-----|-------|------------|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min | Typ | Max | Units | Conditions |
| HSP35 | Tsch2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | — | — | 35 | ns | — |
| HSP40 | TdiV2sch, TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge | 25 | — | — | ns | — |
| HSP41 | Tsch2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 25 | — | — | ns | — |
| HSP51 | TssH2doZ | $\overline{SSx} \uparrow$ to SDOx Output High-Impedance | 15 | — | 55 | ns | See Note 2 |

Note 1: These parameters are characterized but not tested in manufacturing.

Note 2: Assumes 50 pF load on all SPIx pins.

TABLE 23-13: SPIx MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

| AC CHARACTERISTICS | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +150^{\circ}\text{C}$ for High Temperature | | | | | |
|--------------------|-----------------------|--|-----|-----|-----|-------|------------|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min | Typ | Max | Units | Conditions |
| HSP35 | Tsch2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | — | — | 35 | ns | — |
| HSP40 | TdiV2sch, TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge | 25 | — | — | ns | — |
| HSP41 | Tsch2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 25 | — | — | ns | — |
| HSP51 | TssH2doZ | $\overline{SSx} \uparrow$ to SDOx Output High-Impedance | 15 | — | 55 | ns | See Note 2 |
| HSP60 | TssL2doV | SDOx Data Output Valid after \overline{SSx} Edge | — | — | 55 | ns | — |

Note 1: These parameters are characterized but not tested in manufacturing.

Note 2: Assumes 50 pF load on all SPIx pins.

TABLE 23-14: INTERNAL RC ACCURACY

| AC CHARACTERISTICS | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +150^{\circ}\text{C}$ for Extended | | | | | |
|--------------------|--|--|-----|-----|-------|--|-----------------------------------|
| Param No. | Characteristic | Min | Typ | Max | Units | Conditions | |
| | LPRC @ 32.768 kHz^(1,2) | | | | | | |
| HF21 | LPRC | -70 | — | +70 | % | $-40^{\circ}\text{C} \leq T_A \leq +150^{\circ}\text{C}$ | $V_{DD} = 3.0\text{-}3.6\text{V}$ |

Note 1: Change of LPRC frequency as VDD changes.

Note 2: LPRC accuracy impacts the Watchdog Timer Time-out Period (TWDT1). See [Section 19.4 “Watchdog Timer \(WDT\)”](#) for more information.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 23-15: ADC MODULE SPECIFICATIONS

| AC CHARACTERISTICS | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +150^{\circ}\text{C}$ for High Temperature | | | | | |
|-------------------------|--------|--|-----|-----|-----|---------------|--|
| Param No. | Symbol | Characteristic | Min | Typ | Max | Units | Conditions |
| Reference Inputs | | | | | | | |
| HAD08 | IREF | Current Drain | — | 250 | 600 | μA | ADC operating, See Note 1 ADC off, See Note 1 |

- Note 1:** These parameters are not characterized or tested in manufacturing.
Note 2: These parameters are characterized, but are not tested in manufacturing.

TABLE 23-16: ADC MODULE SPECIFICATIONS (12-BIT MODE)⁽³⁾

| AC CHARACTERISTICS | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +150^{\circ}\text{C}$ for High Temperature | | | | | |
|--|--------|--|--------------|-----|-----|-------|--|
| Param No. | Symbol | Characteristic | Min | Typ | Max | Units | Conditions |
| ADC Accuracy (12-bit Mode) – Measurements with External VREF+/VREF-⁽¹⁾ | | | | | | | |
| HAD20a | Nr | Resolution ⁽³⁾ | 12 data bits | | | bits | — |
| HAD21a | INL | Integral Nonlinearity | -2 | — | +2 | LSb | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V |
| HAD22a | DNL | Differential Nonlinearity | > -1 | — | < 1 | LSb | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V |
| HAD23a | GERR | Gain Error | -2 | — | 10 | LSb | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V |
| HAD24a | EOFF | Offset Error | -3 | — | 5 | LSb | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V |
| ADC Accuracy (12-bit Mode) – Measurements with Internal VREF+/VREF-⁽¹⁾ | | | | | | | |
| HAD20a | Nr | Resolution ⁽³⁾ | 12 data bits | | | bits | — |
| HAD21a | INL | Integral Nonlinearity | -2 | — | +2 | LSb | VINL = AVSS = 0V, AVDD = 3.6V |
| HAD22a | DNL | Differential Nonlinearity | > -1 | — | < 1 | LSb | VINL = AVSS = 0V, AVDD = 3.6V |
| HAD23a | GERR | Gain Error | 2 | — | 20 | LSb | VINL = AVSS = 0V, AVDD = 3.6V |
| HAD24a | EOFF | Offset Error | 2 | — | 10 | LSb | VINL = AVSS = 0V, AVDD = 3.6V |
| Dynamic Performance (12-bit Mode)⁽²⁾ | | | | | | | |
| HAD33a | FNYQ | Input Signal Bandwidth | — | — | 200 | kHz | — |

- Note 1:** These parameters are characterized, but are tested at 20 ksps only.
Note 2: These parameters are characterized by similarity, but are not tested in manufacturing.
Note 3: Injection currents $> |0|$ can affect the ADC results by approximately 4-6 counts.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 23-17: ADC MODULE SPECIFICATIONS (10-BIT MODE)⁽³⁾

| AC CHARACTERISTICS | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤T _A ≤+150°C for High Temperature | | | | | |
|--|--------|---|--------------|-----|-----|-------|---|
| Param No. | Symbol | Characteristic | Min | Typ | Max | Units | Conditions |
| ADC Accuracy (10-bit Mode) – Measurements with External VREF+/VREF-⁽¹⁾ | | | | | | | |
| HAD20b | Nr | Resolution ⁽³⁾ | 10 data bits | | | bits | — |
| HAD21b | INL | Integral Nonlinearity | -3 | — | 3 | LSb | V _{INL} = AV _{SS} = V _{REFL} = 0V, AV _{DD} = V _{REFH} = 3.6V |
| HAD22b | DNL | Differential Nonlinearity | > -1 | — | < 1 | LSb | V _{INL} = AV _{SS} = V _{REFL} = 0V, AV _{DD} = V _{REFH} = 3.6V |
| HAD23b | GERR | Gain Error | -5 | — | 6 | LSb | V _{INL} = AV _{SS} = V _{REFL} = 0V, AV _{DD} = V _{REFH} = 3.6V |
| HAD24b | EOFF | Offset Error | -1 | — | 5 | LSb | V _{INL} = AV _{SS} = V _{REFL} = 0V, AV _{DD} = V _{REFH} = 3.6V |
| ADC Accuracy (10-bit Mode) – Measurements with Internal VREF+/VREF-⁽¹⁾ | | | | | | | |
| HAD20b | Nr | Resolution ⁽³⁾ | 10 data bits | | | bits | — |
| HAD21b | INL | Integral Nonlinearity | -2 | — | 2 | LSb | V _{INL} = AV _{SS} = 0V, AV _{DD} = 3.6V |
| HAD22b | DNL | Differential Nonlinearity | > -1 | — | < 1 | LSb | V _{INL} = AV _{SS} = 0V, AV _{DD} = 3.6V |
| HAD23b | GERR | Gain Error | -5 | — | 15 | LSb | V _{INL} = AV _{SS} = 0V, AV _{DD} = 3.6V |
| HAD24b | EOFF | Offset Error | -1.5 | — | 7 | LSb | V _{INL} = AV _{SS} = 0V, AV _{DD} = 3.6V |
| Dynamic Performance (10-bit Mode)⁽²⁾ | | | | | | | |
| HAD33b | FNYQ | Input Signal Bandwidth | — | — | 400 | kHz | — |

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE 23-18: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

| AC CHARACTERISTICS | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +150^{\circ}\text{C}$ for High Temperature | | | | | |
|-------------------------|--------|--|-----|-----|-----|-------|------------|
| Param No. | Symbol | Characteristic | Min | Typ | Max | Units | Conditions |
| Clock Parameters | | | | | | | |
| HAD50 | TAD | ADC Clock Period ⁽¹⁾ | 147 | — | — | ns | — |
| Conversion Rate | | | | | | | |
| HAD56 | FCNV | Throughput Rate ⁽¹⁾ | — | — | 400 | Ksps | — |

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 23-19: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

| AC CHARACTERISTICS | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +150^{\circ}\text{C}$ for High Temperature | | | | | |
|-------------------------|--------|--|-----|-----|-----|-------|------------|
| Param No. | Symbol | Characteristic | Min | Typ | Max | Units | Conditions |
| Clock Parameters | | | | | | | |
| HAD50 | TAD | ADC Clock Period ⁽¹⁾ | 104 | — | — | ns | — |
| Conversion Rate | | | | | | | |
| HAD56 | FCNV | Throughput Rate ⁽¹⁾ | — | — | 800 | Ksps | — |

Note 1: These parameters are characterized but not tested in manufacturing.

24.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS

Note: The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

FIGURE 24-1: $V_{OH} - 2x$ DRIVER PINS




FIGURE 24-3: $V_{OH} - 8x$ DRIVER PINS




FIGURE 24-2: $V_{OH} - 4x$ DRIVER PINS




FIGURE 24-4: $V_{OH} - 16x$ DRIVER PINS




FIGURE 24-5: VoL – 2x DRIVER PINS




FIGURE 24-7: VoL – 8x DRIVER PINS




FIGURE 24-6: VoL – 4x DRIVER PINS




FIGURE 24-8: VoL – 16x DRIVER PINS




FIGURE 24-9: TYPICAL IPD CURRENT @ VDD = 3.3V, +85°C




FIGURE 24-11: TYPICAL IDOZE CURRENT @ VDD = 3.3V, +85°C




FIGURE 24-10: TYPICAL IDD CURRENT @ VDD = 3.3V, +85°C




FIGURE 24-12: TYPICAL IIDLE CURRENT @ VDD = 3.3V, +85°C




FIGURE 24-13: TYPICAL FRC FREQUENCY @ VDD = 3.3V





FIGURE 24-14: TYPICAL LPRC FREQUENCY @ VDD = 3.3V



dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

25.0 PACKAGING INFORMATION

25.1 Package Marking Information


28-Lead SPDIP




Example



28-Lead SOIC



Example



28-Lead SSOP



Example



| | | |
|----------------|--|--|
| Legend: | XX...X | Customer-specific information |
| | Y | Year code (last digit of calendar year) |
| | YY | Year code (last 2 digits of calendar year) |
| | WW | Week code (week of January 1 is week '01') |
| | NNN | Alphanumeric traceability code |
| | (e3) | Pb-free JEDEC designator for Matte Tin (Sn) |
| | * | This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package. |
| Note: | If the full Microchip part number cannot be marked on one line, it is carried over to the next line, thus limiting the number of available characters for customer-specific information. | |

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

25.1 Package Marking Information (Continued)

28-Lead QFN-S



Example




44-Lead QFN




Example



44-Lead TQFP



Example



| | | |
|----------------|--------|--|
| Legend: | XX...X | Customer-specific information |
| | Y | Year code (last digit of calendar year) |
| | YY | Year code (last 2 digits of calendar year) |
| | WW | Week code (week of January 1 is week '01') |
| | NNN | Alphanumeric traceability code |
| | (e3) | Pb-free JEDEC designator for Matte Tin (Sn) |
| | * | This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package. |


Note: If the full Microchip part number cannot be marked on one line, it is carried over to the next line, thus limiting the number of available characters for customer-specific information.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

25.2 Package Details

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Dimension Limits | Units | INCHES | | |
|----------------------------|-------|----------|-------|-------|
| | | MIN | NOM | MAX |
| Number of Pins | N | 28 | | |
| Pitch | e | .100 BSC | | |
| Top to Seating Plane | A | – | – | .200 |
| Molded Package Thickness | A2 | .120 | .135 | .150 |
| Base to Seating Plane | A1 | .015 | – | – |
| Shoulder to Shoulder Width | E | .290 | .310 | .335 |
| Molded Package Width | E1 | .240 | .285 | .295 |
| Overall Length | D | 1.345 | 1.365 | 1.400 |
| Tip to Seating Plane | L | .110 | .130 | .150 |
| Lead Thickness | c | .008 | .010 | .015 |
| Upper Lead Width | b1 | .040 | .050 | .070 |
| Lower Lead Width | b | .014 | .018 | .022 |
| Overall Row Spacing § | eB | – | – | .430 |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
4. Dimensioning and tolerancing per ASME Y14.5M.




BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]



Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Dimension | Units | MILLIMETERS | | |
|--------------------------|----------|-------------|-----|------|
| | Limits | MIN | NOM | MAX |
| Number of Pins | N | 28 | | |
| Pitch | e | 1.27 BSC | | |
| Overall Height | A | - | - | 2.65 |
| Molded Package Thickness | A2 | 2.05 | - | - |
| Standoff § | A1 | 0.10 | - | 0.30 |
| Overall Width | E | 10.30 BSC | | |
| Molded Package Width | E1 | 7.50 BSC | | |
| Overall Length | D | 17.90 BSC | | |
| Chamfer (Optional) | h | 0.25 | - | 0.75 |
| Foot Length | L | 0.40 | - | 1.27 |
| Footprint | L1 | 1.40 REF | | |
| Lead Angle | Θ | 0° | - | - |
| Foot Angle | ϕ | 0° | - | 8° |
| Lead Thickness | c | 0.18 | - | 0.33 |
| Lead Width | b | 0.31 | - | 0.51 |
| Mold Draft Angle Top | α | 5° | - | 15° |
| Mold Draft Angle Bottom | β | 5° | - | 15° |

Notes:


1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

| Dimension Limits | Units | MILLIMETERS | | |
|--------------------------|-------|-------------|------|------|
| | | MIN | NOM | MAX |
| Contact Pitch | E | 1.27 BSC | | |
| Contact Pad Spacing | C | | 9.40 | |
| Contact Pad Width (X28) | X | | | 0.60 |
| Contact Pad Length (X28) | Y | | | 2.00 |
| Distance Between Pads | Gx | 0.67 | | |
| Distance Between Pads | G | 7.40 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Dimension Limits | Units | MILLIMETERS | | |
|--------------------------|--------|-------------|-------|-------|
| | | MIN | NOM | MAX |
| Number of Pins | N | 28 | | |
| Pitch | e | 0.65 BSC | | |
| Overall Height | A | – | – | 2.00 |
| Molded Package Thickness | A2 | 1.65 | 1.75 | 1.85 |
| Standoff | A1 | 0.05 | – | – |
| Overall Width | E | 7.40 | 7.80 | 8.20 |
| Molded Package Width | E1 | 5.00 | 5.30 | 5.60 |
| Overall Length | D | 9.90 | 10.20 | 10.50 |
| Foot Length | L | 0.55 | 0.75 | 0.95 |
| Footprint | L1 | 1.25 REF | | |
| Lead Thickness | c | 0.09 | – | 0.25 |
| Foot Angle | ϕ | 0° | 4° | 8° |
| Lead Width | b | 0.22 | – | 0.38 |

Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

| Dimension Limits | Units | MILLIMETERS | | |
|--------------------------|-------|-------------|------|------|
| | | MIN | NOM | MAX |
| Contact Pitch | E | 0.65 BSC | | |
| Contact Pad Spacing | C | | 7.20 | |
| Contact Pad Width (X28) | X1 | | | 0.45 |
| Contact Pad Length (X28) | Y1 | | | 1.75 |
| Distance Between Pads | G | 0.20 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Dimension Limits | Units | MILLIMETERS | | |
|------------------------|-------|-------------|------|------|
| | | MIN | NOM | MAX |
| Number of Pins | N | 28 | | |
| Pitch | e | 0.65 BSC | | |
| Overall Height | A | 0.80 | 0.90 | 1.00 |
| Standoff | A1 | 0.00 | 0.02 | 0.05 |
| Contact Thickness | A3 | 0.20 REF | | |
| Overall Width | E | 6.00 BSC | | |
| Exposed Pad Width | E2 | 3.65 | 3.70 | 4.70 |
| Overall Length | D | 6.00 BSC | | |
| Exposed Pad Length | D2 | 3.65 | 3.70 | 4.70 |
| Contact Width | b | 0.23 | 0.38 | 0.43 |
| Contact Length | L | 0.30 | 0.40 | 0.50 |
| Contact-to-Exposed Pad | K | 0.20 | - | - |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated.
3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124B

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

| Dimension Limits | Units | MILLIMETERS | | |
|----------------------------|-------|-------------|------|------|
| | | MIN | NOM | MAX |
| Contact Pitch | E | 0.65 BSC | | |
| Optional Center Pad Width | W2 | | | 4.70 |
| Optional Center Pad Length | T2 | | | 4.70 |
| Contact Pad Spacing | C1 | | 6.00 | |
| Contact Pad Spacing | C2 | | 6.00 | |
| Contact Pad Width (X28) | X1 | | | 0.40 |
| Contact Pad Length (X28) | Y1 | | | 0.85 |
| Distance Between Pads | G | 0.25 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2124A

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Dimension Limits | Units | MILLIMETERS | | |
|------------------------|-------|-------------|------|------|
| | | MIN | NOM | MAX |
| Number of Pins | N | 44 | | |
| Pitch | e | 0.65 BSC | | |
| Overall Height | A | 0.80 | 0.90 | 1.00 |
| Standoff | A1 | 0.00 | 0.02 | 0.05 |
| Contact Thickness | A3 | 0.20 REF | | |
| Overall Width | E | 8.00 BSC | | |
| Exposed Pad Width | E2 | 6.30 | 6.45 | 6.80 |
| Overall Length | D | 8.00 BSC | | |
| Exposed Pad Length | D2 | 6.30 | 6.45 | 6.80 |
| Contact Width | b | 0.25 | 0.30 | 0.38 |
| Contact Length | L | 0.30 | 0.40 | 0.50 |
| Contact-to-Exposed Pad | K | 0.20 | - | - |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated.
3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packageing>



| Dimension Limits | Units | MILLIMETERS | | |
|----------------------------|-------|-------------|------|------|
| | | MIN | NOM | MAX |
| Contact Pitch | E | 0.65 BSC | | |
| Optional Center Pad Width | W2 | | | 6.80 |
| Optional Center Pad Length | T2 | | | 6.80 |
| Contact Pad Spacing | C1 | | 8.00 | |
| Contact Pad Spacing | C2 | | 8.00 | |
| Contact Pad Width (X44) | X1 | | | 0.35 |
| Contact Pad Length (X44) | Y1 | | | 0.80 |
| Distance Between Pads | G | 0.25 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Dimension Limits | Units | MILLIMETERS | | |
|--------------------------|----------|-------------|------|------|
| | | MIN | NOM | MAX |
| Number of Leads | N | 44 | | |
| Lead Pitch | e | 0.80 BSC | | |
| Overall Height | A | – | – | 1.20 |
| Molded Package Thickness | A2 | 0.95 | 1.00 | 1.05 |
| Standoff | A1 | 0.05 | – | 0.15 |
| Foot Length | L | 0.45 | 0.60 | 0.75 |
| Footprint | L1 | 1.00 REF | | |
| Foot Angle | ϕ | 0° | 3.5° | 7° |
| Overall Width | E | 12.00 BSC | | |
| Overall Length | D | 12.00 BSC | | |
| Molded Package Width | E1 | 10.00 BSC | | |
| Molded Package Length | D1 | 10.00 BSC | | |
| Lead Thickness | c | 0.09 | – | 0.20 |
| Lead Width | b | 0.30 | 0.37 | 0.45 |
| Mold Draft Angle Top | α | 11° | 12° | 13° |
| Mold Draft Angle Bottom | β | 11° | 12° | 13° |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Chamfers at corners are optional; size may vary.
3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

44-Lead Plastic Thin Quad Flatpack (PT) 10X10X1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

| Dimension Limits | Units | MILLIMETERS | | |
|--------------------------|-------|-------------|-------|------|
| | | MIN | NOM | MAX |
| Contact Pitch | E | 0.80 BSC | | |
| Contact Pad Spacing | C1 | | 11.40 | |
| Contact Pad Spacing | C2 | | 11.40 | |
| Contact Pad Width (X44) | X1 | | | 0.55 |
| Contact Pad Length (X44) | Y1 | | | 1.50 |
| Distance Between Pads | G | 0.25 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076B

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

APPENDIX A: REVISION HISTORY

Revision A (July 2007)

This is the initial released version of the document.

Revision B (June 2008)

This revision includes minor typographical and formatting changes throughout the data sheet text.

The major changes are referenced by their respective section in the following table.

TABLE A-1: MAJOR SECTION UPDATES

| Section Name | Update Description |
|--|--|
| “High-Performance, 16-bit Digital Signal Controllers” | <p>Added Extended Interrupts column to Remappable Peripherals in the Controller Families table and Note 2 (see Table 1).</p> <p>Added Note 1 to all pin diagrams, which references RPn pin usage by remappable peripherals (see “Pin Diagrams”).</p> |
| Section 1.0 “Device Overview” | Changed PORTA pin name from RA15 to RA10 (see Table 1-1). |
| Section 3.0 “Memory Organization” | <p>Added SFR definitions (ACCAL, ACCAH, ACCAU, ACCBL, ACCBH, and ACCBU) to the CPU Core Register Map (see Table 3-1).</p> <p>Updated Reset value for CORCON (see Table 3-1).</p> <p>Updated Reset values for the following SFRs: IPC1, IPC3-IPC5, IPC7, IPC16 and INTTREG (see Table 3-4).</p> <p>Updated the Reset value for CLKDIV in the System Control Register Map (see Table 3-20).</p> |
| Section 6.0 “Resets” | Entire section was replaced to maintain consistency with other dsPIC33F data sheets. |
| Section 7.0 “Oscillator Configuration” | <p>Removed the first sentence of the third clock source item (External Clock) in Section 7.1.1.2 “Primary”.</p> <p>Updated the default bit values for DOZE and FRCDIV in the Clock Divisor Register (see Register 7-2).</p> <p>Added the center frequency in the OSCTUN register for the FRC Tuning bits (TUN<5:0>) value 011111 and updated the center frequency for bits value 011110 (see Register 7-4).</p> |
| Section 8.0 “Power-Saving Features” | <p>Added the following two registers:</p> <ul style="list-style-type: none"> • PMD1: Peripheral Module Disable Control Register 1 • PMD2: Peripheral Module Disable Control Register 2 |
| Section 9.0 “I/O Ports” | <p>Added paragraph and Table 9-1 to Section 9.1.1 “Open-Drain Configuration”, which provides details on I/O pins and their functionality.</p> <p>Removed the following sections, which are now available in the related section of the dsPIC33F/PIC24H Family Reference Manual:</p> <ul style="list-style-type: none"> • 9.4.2 “Available Peripherals” • 9.4.3.3 “Mapping” • 9.4.5 “Considerations for Peripheral Pin Selection” |
| Section 13.0 “Output Compare” | Replaced sections 13.1, 13.2 and 13.3 and related figures and tables with entirely new content. |

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

| Section Name | Update Description |
|--|--|
| Section 14.0 “Serial Peripheral Interface (SPI)” | Removed the following sections, which are now available in the related section of the dsPIC33F/PIC24H Family Reference Manual: <ul style="list-style-type: none">• 14.1 “Interrupts”• 14.2 “Receive Operations”• 14.3 “Transmit Operations”• 14.4 “SPI Setup” (retained Figure 14-1: SPI Module Block Diagram) |
| Section 15.0 “Inter-Integrated Circuit (I²C™)” | Removed the following sections, which are now available in the related section of the dsPIC33F/PIC24H Family Reference Manual: <ul style="list-style-type: none">• 15.3 “I²C Interrupts”• 15.4 “Baud Rate Generator” (retained Figure 15-1: I²C Block Diagram)• 15.5 “I²C Module Addresses”• 15.6 “Slave Address Masking”• 15.7 “IPMI Support”• 15.8 “General Call Address Support”• 15.9 “Automatic Clock Stretch”• 15.10 “Software Controlled Clock Stretching (STREN = 1)”• 15.11 “Slope Control”• 15.12 “Clock Arbitration”• 15.13 “Multi-Master Communication, Bus Collision, and Bus Arbitration”• 15.14 “Peripheral Pin Select Limitations” |
| Section 16.0 “Universal Asynchronous Receiver Transmitter (UART)” | Removed the following sections, which are now available in the related section of the dsPIC33F/PIC24H Family Reference Manual: <ul style="list-style-type: none">• 16.1 “UART Baud Rate Generator”• 16.2 “Transmitting in 8-bit Data Mode”• 16.3 “Transmitting in 9-bit Data Mode”• 16.4 “Break and Sync Transmit Sequence”• 16.5 “Receiving in 8-bit or 9-bit Data Mode”• 16.6 “Flow Control Using \overline{UxCTS} and \overline{UxRTS} Pins”• 16.7 “Infrared Support” <p>Removed IrDA references and Note 1, and updated the bit and bit value descriptions for UTXINV (UxSTA<14>) in the UARTx Status and Control Register (see Register 16-2).</p> |
| Section 17.0 “10-bit/12-bit Analog-to-Digital Converter (ADC)” | Removed Equation 17-1: ADC Conversion Clock Period and Figure 17-2: ADC Transfer Function (10-Bit Example). Added ADC1 Module Block Diagram for dsPIC33FJ16GP304 and dsPIC33FJ32GP204 Devices (Figure 18-1) and ADC1 Module Block Diagram FOR dsPIC33FJ32GP202 Devices (Figure 17-2). Added Note 2 to Figure 17-3: ADC Conversion Clock Period Block Diagram. Added device-specific information to Note 1 in the ADC1 Input Scan Select Register Low (see Register 17-6), and updated the default bit value for bits 12-10 (CSS12-CSS10) from U-0 to R/W-0. Added device-specific information to Note 1 in the ADC1 Port Configuration Register Low (see Register 17-7), and updated the default bit value for bits 12-10 (PCFG12-PCFG10) from U-0 to R/W-0. |

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

| Section Name | Update Description |
|--|--|
| Section 18.0 “Special Features” | <p>Added FICD register information for address 0xF8000E in the Device Configuration Register Map (see Table 18-1).</p> <p>Added FICD register content (BKBUG, COE, JTAGEN, and ICS<1:0> to the dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304 Configuration Bits Description (see Table 18-2).</p> <p>Added a note regarding the placement of low-ESR capacitors, after the second paragraph of Section 18.2 “On-Chip Voltage Regulator” and to Figure 18-1.</p> <p>Removed the words “if enabled” from the second sentence in the fifth paragraph of Section 18.3 “BOR: Brown-out Reset”.</p> |
| Section 21.0 “Electrical Characteristics” | <p>Updated Max MIPS value for -40°C to +125°C temperature range in Operating MIPS vs. Voltage (see Table 21-1).</p> <p>Removed Typ value for parameter DC12 (see Table 22-4).</p> <p>Updated MIPS conditions for parameters DC24c, DC44c, DC72a, DC72f and DC72g (see Table 21-5, Table 21-6 and Table 21-8).</p> <p>Added Note 4 (reference to new table containing digital-only and analog pin information to I/O Pin Input Specifications (see Table 21-9).</p> <p>Updated Typ, Min, and Max values for Program Memory parameters D136, D137, and D138 (see Table 21-12).</p> <p>Updated Max value for Internal RC Accuracy parameter F21 for -40°C ≤ TA ≤ +125°C condition and added Note 2 (see Table 21-19).</p> <p>Removed all values for Reset, Watchdog Timer, Oscillator Start-up Timer, and Power-up Timer parameter SY20 and updated conditions, which now refers to Section 18.4 “Watchdog Timer (WDT)” and LPRC parameter F21a (see Table 21-21).</p> <p>Updated Min and Typ values for parameters AD60, AD61, AD62 and AD63 and removed Note 3 (see Table 21-37).</p> <p>Updated Min and Typ values for parameters AD60, AD61, AD62 and AD63 and removed Note 3 (see Table 21-38).</p> |

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

Revision C (December 2008)

This revision includes minor typographical and formatting changes throughout the data sheet text.

The major changes are referenced by their respective section in the following table.

TABLE A-2: MAJOR SECTION UPDATES

| Section Name | Update Description |
|--|---|
| “High-Performance, 16-bit Digital Signal Controllers” | Updated all pin diagrams to denote the pin voltage tolerance (see “Pin Diagrams”). |
| Section 2.0 “Guidelines for Getting Started with 16-bit Digital Signal Controllers” | Added new section to the data sheet that provides guidelines on getting started with 16-bit Digital Signal Controllers. |
| Section 10.0 “I/O Ports” | Updated 5V tolerant status for I/O pin RB4 from Yes to No (see Table 10-1). |
| Section 22.0 “Electrical Characteristics” | <p>Removed the maximum value for parameter DC12 (RAM Data Retention Voltage) in Table 22-4.</p> <p>Updated typical values for Operating Current (IDD) and added Note 3 in Table 22-5.</p> <p>Updated typical and maximum values for Idle Current (IDLE): Core OFF Clock ON Base Current and added Note 3 in Table 22-6.</p> <p>Updated typical and maximum values for Power Down Current (IPD) and added Note 5 in Table 22-7.</p> <p>Updated typical and maximum values for Doze Current (IDOZE) and added Note 2 in Table 22-8.</p> <p>Added Note 3 to Table 22-12.</p> <p>Updated minimum value for Internal Voltage Regulator Specifications in Table 22-13.</p> <p>Added parameter OS42 (GM) and Notes 4, 5, and 6 to Table 22-16.</p> <p>Added Notes 2 and 3 to Table 22-17.</p> <p>Added Note 2 to Table 22-20.</p> <p>Added Note 2 to Table 22-21.</p> <p>Added Note 2 to Table 22-22.</p> <p>Added Note 1 to Table 22-23.</p> <p>Added Note 1 to Table 22-24.</p> <p>Added Note 3 to Table 22-32.</p> <p>Added Note 2 to Table 22-33.</p> <p>Updated typical value for parameter AD08 (ADC in operation) and added Notes 2 and 3 in Table 22-34.</p> <p>Updated minimum, typical, and maximum values for parameters AD23a, AD24a, AD30a, AD32a, AD32a, and AD34a, and added Notes 2 and 3 in Table 22-35.</p> <p>Updated minimum, typical, and maximum values for parameters AD23b, AD24b, AD30b, AD32b, AD32b, and AD34b, and added Notes 2 and 3 in Table 22-36.</p> |

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

Revision D (October 2009)

This revision includes minor typographical and formatting changes throughout the data sheet text.

Global changes include:

- Changed all instances of OSCI to OSC1 and OSCO to OSC2.
- Changed all instances of PGCx/EMUCx and PGDx/EMUDx (where x = 1, 2 or 3) to PGECx and PGEDx.

Changed all instances of VDDCORE and VDDCORE/VCAP to VCAP/VDDCORE

All other major changes are referenced by their respective section in the following table.

TABLE A-3: MAJOR SECTION UPDATES

| Section Name | Update Description |
|---|--|
| "High-Performance, 16-bit Digital Signal Controllers" | Added Note 2 to the 28-Pin QFN-S and 44-Pin QFN pin diagrams, which references pin connections to Vss. |
| Section 8.0 "Oscillator Configuration" | Updated the Oscillator System Diagram (see Figure 8-1). Added Note 1 to the Oscillator Tuning (OSCTUN) register (see Register 8-4). |
| Section 10.0 "I/O Ports" | Removed Table 10-1 and added reference to pin diagrams for I/O pin availability and functionality. |
| Section 15.0 "Serial Peripheral Interface (SPI)" | Added Note 2 to the SPIx Control Register 1 (see Register 15-2). |
| Section 17.0 "Universal Asynchronous Receiver Transmitter (UART)" | Updated the UTXINV bit settings in the UxSTA register and added Note 1 (see Register 17-2). |
| Section 22.0 "Electrical Characteristics" | Updated the Min value for parameter DC12 (RAM Retention Voltage) and added Note 4 to the DC Temperature and Voltage Specifications (see Table 22-4). Updated the Min value for parameter DI35 (see Table 22-20). Updated AD08 and added reference to Note 2 for parameters AD05a, AD06a and AD08a (see Table 22-34). |

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

Revision E (November 2009)

The revision includes the following global update:

- Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE A-4: MAJOR SECTION UPDATES

| Section Name | Update Description |
|---|---|
| “High-Performance, 16-bit Digital Signal Controllers” | Added information on high temperature operation (see “Operating Range:”). |
| Section 10.0 “I/O Ports” | Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of Section 10.2 “Open-Drain Configuration”. |
| Section 17.0 “Universal Asynchronous Receiver Transmitter (UART)” | Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS. |
| Section 18.0 “10-bit/12-bit Analog-to-Digital Converter (ADC)” | Updated the ADC1 block diagrams (see Figure 18-1 and Figure 18-2). |
| Section 19.0 “Special Features” | Updated the second paragraph and removed the fourth paragraph in Section 19.1 “Configuration Bits”. Updated the Device Configuration Register Map (see Table 19-1). |
| Section 22.0 “Electrical Characteristics” | Updated the Absolute Maximum Ratings for high temperature and added Note 4. Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 22-12). Updated the Internal RC Accuracy parameter numbers (see Table 22-18 and Table 22-19). |
| Section 23.0 “High Temperature Electrical Characteristics” | Added new chapter with high temperature specifications. |
| “Product Identification System” | Added the “H” definition for high temperature. |

Revision F (November 2009)

This revision includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE A-5: MAJOR SECTION UPDATES

| Section Name | Update Description |
|---|---|
| “High-Performance, 16-bit Digital Signal Controllers” | Updated MIPS rating from 16 to 20 for high temperature devices in “Operating Range:” and in TABLE 22-1: “Operating MIPS vs. Voltage”. |

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

Revision G (January 2011)

This revision includes typographical and formatting changes throughout the data sheet text. In addition, all instances of VDDCORE have been removed.

All other major changes are referenced by their respective section in the following table.

TABLE A-6: MAJOR SECTION UPDATES

| Section Name | Update Description |
|--|---|
| High-Performance, 16-bit Digital Signal Controllers | Added the SSOP package information (see “ Packaging: ”, Table 1, and “ Pin Diagrams ”). |
| Section 2.0 “Guidelines for Getting Started with 16-bit Digital Signal Controllers” | <p>Updated the title of Section 2.3 “CPU Logic Filter Capacitor Connection (V_{CAP})”.</p> <p>The frequency limitation for device PLL start-up conditions was updated in Section 2.7 “Oscillator Value Conditions on Device Start-up”.</p> <p>The second paragraph in Section 2.9 “Unused I/Os” was updated.</p> |
| Section 3.0 “CPU” | Removed references to DMA in the CPU Core Block Diagram (see Figure 3-1). |
| Section 4.0 “Memory Organization” | <p>Updated the data memory reference in the third paragraph in Section 4.2 “Data Address Space”.</p> <p>The All Resets values for the following SFRs in the Timer Register Map were changed (see Table 4-5):</p> <ul style="list-style-type: none"> • TMR1 • TMR2 • TMR3 |
| Section 8.0 “Oscillator Configuration” | <p>Added Note 3 to the OSCCON: Oscillator Control Register (see Register 8-1).</p> <p>Added Note 2 to the CLKDIV: Clock Divisor Register (see Register 8-2).</p> <p>Added Note 1 to the PLLFBD: PLL Feedback Divisor Register (see Register 8-3).</p> <p>Added Note 2 to the OSCTUN: FRC Oscillator Tuning Register (see Register 8-4).</p> |
| Section 18.0 “10-bit/12-bit Analog-to-Digital Converter (ADC)” | Updated the VREFL references in the ADC1 module block diagrams (see Figure 18-1 and Figure 18-2). |
| Section 19.0 “Special Features” | <p>Added a new paragraph and removed the third paragraph in Section 19.1 “Configuration Bits”.</p> <p>Added the column “RTSP Effects” to the Configuration Bits Descriptions (see Table 19-2).</p> |
| Section 24.0 “Packaging Information” | Added the 28-Lead SSOP package information (see Section 24.1 “Package Marking Information” and Section 24.2 “Package Details”). |

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

TABLE A-6: MAJOR SECTION UPDATES (CONTINUED)

| Section Name | Update Description |
|--|--|
| Section 22.0 “Electrical Characteristics” | <p>Added the 28-pin SSOP Thermal Packaging Characteristics (see Table 22-3).</p> <p>Removed Note 4 from the DC Temperature and Voltage Specifications (see Table 22-4).</p> <p>Updated the maximum value for parameters DI18 and DI19 and added parameters DI28, DI29, DI60a, DI60b, and DI60c to the I/O Pin Input Specifications (see Table 22-9).</p> <p>Updated Note 3 in the PLL Clock Timing Specifications (see Table 22-17).</p> <p>Removed Note 2 from the AC Characteristics: Internal RC Accuracy (see Table 22-18).</p> <p>Updated the characteristic description for parameter DI35 in the I/O Timing Requirements (see Table 22-20).</p> <p>Updated <i>all</i> SPI specifications (see Table 22-28 through Table 22-35 and Figure 22-10 through Figure 22-16).</p> <p>Added Note 4 to the 12-bit mode ADC Module Specifications (see Table 22-39).</p> <p>Added Note 4 to the 10-bit mode ADC Module Specifications (see Table 22-40).</p> |
| Section 23.0 “High Temperature Electrical Characteristics” | <p>Updated all ambient temperature end range values to +150°C throughout the chapter.</p> <p>Updated the storage temperature end range to +160°C.</p> <p>Updated the maximum junction temperature from +145°C to +155°C.</p> <p>Updated Note 1 in the PLL Clock Timing Specifications (see Table 23-10).</p> <p>Added Note 3 to the 12-bit Mode ADC Module Specifications (see Table 23-17).</p> <p>Added Note 3 to the 10-bit Mode ADC Module Specifications (see Table 23-18).</p> |
| “Product Identification System” | <p>Added the “SS” definition for the SSOP package.</p> |

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

Revision H (July 2011)

This revision includes typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE A-7: MAJOR SECTION UPDATES

| Section Name | Update Description |
|--|---|
| Section 19.0 “Special Features” | Added Note 3 to the Connections for the On-chip Voltage Regulator diagram (see Figure 19-1). |
| Section 22.0 “Electrical Characteristics” | Removed Note 3 and parameter DC10 (V _{CORE}) from the DC Temperature and Voltage Specifications (see Table 22-4). Updated the Characteristics definition and Conditions for parameter BO10 in the Electrical Characteristics: BOR (see Table 22-11). Added Note 1 to the Internal Voltage Regulator Specifications (see Table 22-13). |

Revision J (June 2012)

This revision includes typographical and formatting changes throughout the data sheet text.

In addition, where applicable, new sections were added to each peripheral chapter that provide information and links to related resources, as well as helpful tips. For examples, see [Section 8.2 “Oscillator Resources”](#) and [Section 18.3 “ADC Helpful Tips”](#).

All other major changes are referenced by their respective section in the following table.

TABLE A-8: MAJOR SECTION UPDATES

| Section Name | Update Description |
|---|---|
| Section 22.0 “Electrical Characteristics” | Added Note 1 to the Operating MIPS vs. Voltage (see Table 22-1). Updated the notes in the following tables: <ul style="list-style-type: none">• Operating Current (I_{DD}) (see Table 22-5)• Idle Current (I_{IDLE}) (see Table 22-6)• Power-Down Current (I_{PD}) (see Table 22-7)• Doze Current (I_{DOZE}) (see Table 22-8) Updated the conditions for Program Memory parameters D136b, D137b, and D138b (T _A = +150°C) (see Table 22-12). |
| Section 23.0 “High Temperature Electrical Characteristics” | Removed Table 23-8: DC Characteristics: Program Memory. |
| Section 24.0 “DC and AC Device Characteristics Graphs” | Added new chapter. |

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

NOTES:

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

INDEX

A

| | |
|---|------------|
| A/D Converter | 175 |
| Initialization | 175 |
| Key Features..... | 175 |
| AC Characteristics | 220, 257 |
| ADC Module..... | 260 |
| ADC Module (10-bit Mode) | 261 |
| ADC Module (12-bit Mode) | 260 |
| Internal RC Accuracy | 222 |
| Load Conditions | 220, 257 |
| ADC Module | |
| ADC11 Register Map | 39, 41, 42 |
| Alternate..... | 71 |
| Alternate Interrupt Vector Table | 71 |
| Alternate Interrupt Vector Table (AIVT) | 71 |
| Arithmetic Logic Unit (ALU)..... | 24 |
| Assembler | |
| MPASM Assembler..... | 206 |

B

| | |
|--|----------|
| Barrel Shifter | 28 |
| Bit-Reversed Addressing | 48 |
| Example | 49 |
| Implementation | 48 |
| Sequence Table (16-Entry)..... | 49 |
| Block Diagrams | |
| 16-bit Timer1 Module | 137 |
| A/D Module | 176, 177 |
| Connections for On-Chip Voltage Regulator..... | 193 |
| Device Clock | 97, 99 |
| DSP Engine | 25 |
| dsPIC33F | 10 |
| dsPIC33F CPU Core..... | 18 |
| Input Capture | 147 |
| Output Compare | 151 |
| PLL..... | 99 |
| Reset System..... | 61 |
| Shared Port Structure | 115 |
| SPI | 155 |
| Timer2 (16-bit) | 142 |
| Timer2/3 (32-bit) | 142 |
| UART | 169 |
| Watchdog Timer (WDT)..... | 194 |

C

| | |
|--|----------|
| C Compilers | |
| MPLAB C18 | 206 |
| Clock Switching..... | 107 |
| Enabling | 107 |
| Sequence..... | 107 |
| Code Examples | |
| Erasing a Program Memory Page..... | 59 |
| Initiating a Programming Sequence..... | 60 |
| Loading Write Buffers | 60 |
| Port Write/Read | 116 |
| PWRSAV Instruction Syntax | 109 |
| Code Protection | 189, 195 |
| Configuration Bits..... | 189 |
| Description (Table)..... | 190 |
| Configuration Register Map | 189 |
| Configuring Analog Port Pins..... | 116 |
| CPU | |
| Control Register | 21 |
| CPU Clocking System..... | 98 |

| | |
|---|-----|
| Options | 98 |
| Selection..... | 98 |
| Customer Change Notification Service..... | 295 |
| Customer Notification Service | 295 |
| Customer Support..... | 295 |

D

| | |
|--|----------|
| Data Accumulators and Adder/Subtractor | 26 |
| Data Space Write Saturation | 28 |
| Overflow and Saturation | 26 |
| Round Logic | 27 |
| Write Back | 27 |
| Data Address Space..... | 31 |
| Alignment..... | 31 |
| Memory Map for dsPIC33F Devices with 8 KBs RAM | 32 |
| Near Data Space | 31 |
| Software Stack | 45 |
| Width | 31 |
| DC and AC Characteristics | |
| Graphs and Tables | 263 |
| DC Characteristics..... | 210 |
| Doze Current (IDOZE)..... | 255 |
| High Temperature..... | 254 |
| I/O Pin Input Specifications | 216 |
| I/O Pin Output Specifications..... | 218, 256 |
| Idle Current (I _{DOZE}) | 215 |
| Idle Current (I _{IDLE})..... | 213 |
| Operating Current (I _{DD}) | 212 |
| Operating MIPS vs. Voltage | 254 |
| Power-Down Current (I _{PD})..... | 214 |
| Power-down Current (I _{PD}) | 255 |
| Program Memory | 219 |
| Temperature and Voltage | 254 |
| Temperature and Voltage Specifications..... | 211 |
| Thermal Operating Conditions..... | 254 |
| Development Support..... | 205 |
| DSP Engine | 24 |
| Multiplier | 26 |

E

| | |
|----------------------------------|----------|
| Electrical Characteristics | 209 |
| AC..... | 220, 257 |
| Equations | |
| Device Operating Frequency..... | 98 |
| Errata..... | 7 |

F

| | |
|------------------------------|-----|
| Flash Program Memory | 55 |
| Control Registers | 56 |
| Operations | 56 |
| Programming Algorithm..... | 59 |
| RTSP Operation | 56 |
| Table Instructions | 55 |
| Flexible Configuration | 189 |

H

| | |
|---|-----|
| High Temperature Electrical Characteristics | 253 |
|---|-----|

I

| | |
|--------------------------|-----|
| I/O Ports | 115 |
| Parallel I/O (PIO) | 115 |
| Write/Read Timing..... | 116 |
| I ² C | |
| Operating Modes | 161 |

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

| | |
|--|------------|
| Registers | 163 |
| I ² C Module | |
| I2C1 Register Map | 38 |
| In-Circuit Debugger | 196 |
| In-Circuit Emulation | 189 |
| In-Circuit Serial Programming (ICSP) | 189, 196 |
| Input Capture | |
| Registers | 149 |
| Input Change Notification | 116 |
| Instruction Addressing Modes | 45 |
| File Register Instructions | 45 |
| Fundamental Modes Supported | 46 |
| MAC Instructions | 46 |
| MCU Instructions | 45 |
| Move and Accumulator Instructions | 46 |
| Other Instructions | 46 |
| Instruction Set | |
| Overview | 200 |
| Summary | 197 |
| Instruction-Based Power-Saving Modes | 109 |
| Idle | 110 |
| Sleep | 109 |
| Internal RC Oscillator | |
| Use with WDT | 194 |
| Internet Address | 295 |
| Interrupt Control and Status Registers | 74 |
| IECx | 74 |
| IFSx | 74 |
| INTCON1 | 74 |
| INTCON2 | 74 |
| IPCx | 74 |
| Interrupt Setup Procedures | 96 |
| Initialization | 96 |
| Interrupt Disable | 96 |
| Interrupt Service Routine | 96 |
| Trap Service Routine | 96 |
| Interrupt Vector Table (IVT) | 71 |
| Interrupts Coincident with Power Save Instructions | 110 |
| J | |
| JTAG Boundary Scan Interface | 189 |
| M | |
| Memory Organization | 29 |
| Microchip Internet Web Site | 295 |
| Modulo Addressing | 47 |
| Applicability | 48 |
| Operation Example | 47 |
| Start and End Address | 47 |
| W Address Register Selection | 47 |
| MPLAB ASM30 Assembler, Linker, Librarian | 206 |
| MPLAB Integrated Development Environment Software | 205 |
| MPLAB PM3 Device Programmer | 208 |
| MPLAB REAL ICE In-Circuit Emulator System | 207 |
| MPLINK Object Linker/MPLIB Object Librarian | 206 |
| N | |
| NVM Module | |
| Register Map | 44 |
| O | |
| Open-Drain Configuration | 116 |
| Output Compare | 151 |
| Registers | 154 |
| P | |
| Packaging | 267 |
| Details | 269 |
| Marking | 267, 268 |
| Peripheral Module Disable (PMD) | 110 |
| Pinout I/O Descriptions (table) | 11 |
| PMD Module | |
| Register Map | 44 |
| PORTA | |
| Register Map | 43 |
| PORTB | |
| Register Map | 43 |
| Power-on Reset (POR) | 67 |
| Power-Saving Features | 109 |
| Clock Frequency and Switching | 109 |
| Program Address Space | 29 |
| Construction | 50 |
| Data Access from Program Memory Using | |
| Program Space Visibility | 53 |
| Data Access from Program Memory Using | |
| Table Instructions | 52 |
| Data Access from, Address Generation | 51 |
| Memory Map | 29 |
| Table Read Instructions | |
| TBLRDH | 52 |
| TBLRD L | 52 |
| Visibility Operation | 53 |
| Program Memory | |
| Interrupt Vector | 30 |
| Organization | 30 |
| Reset Vector | 30 |
| R | |
| Reader Response | 296 |
| Registers | |
| AD1CHS0 (ADC1 Input Channel 0 Select) | 185 |
| AD1CHS123 (ADC1 Input Channel 1, 2, 3 Select) | 183 |
| AD1CON1 (ADC1 Control 1) | 179 |
| AD1CON2 (ADC1 Control 2) | 181 |
| AD1CON3 (ADC1 Control 3) | 182 |
| AD1CSSL (ADC1 Input Scan Select Low) | 187 |
| AD1PCFGL (ADC1 Port Configuration Low) | 187 |
| CLKDIV (Clock Divisor) | 103 |
| CORCON (Core Control) | 23, 75 |
| I2CxCON (I2Cx Control) | 164 |
| I2CxMSK (I2Cx Slave Mode Address Mask) | 168 |
| I2CxSTAT (I2Cx Status) | 166 |
| ICxCON (Input Capture x Control) | 149 |
| IEC0 (Interrupt Enable Control 0) | 83, 85, 86 |
| IFS0 (Interrupt Flag Status 0) | 79 |
| IFS1 (Interrupt Flag Status 1) | 81 |
| IFS4 (Interrupt Flag Status 4) | 82 |
| INTCON1 (Interrupt Control 1) | 76 |
| INTCON2 (Interrupt Control 2) | 78 |
| INTTREG Interrupt Control and Status Register | 95 |
| IPC0 (Interrupt Priority Control 0) | 87 |
| IPC1 (Interrupt Priority Control 1) | 88 |
| IPC16 (Interrupt Priority Control 16) | 94 |
| IPC2 (Interrupt Priority Control 2) | 89 |
| IPC3 (Interrupt Priority Control 3) | 90 |
| IPC4 (Interrupt Priority Control 4) | 91 |
| IPC5 (Interrupt Priority Control 5) | 92 |
| IPC7 (Interrupt Priority Control 7) | 93 |
| NVMCOM (Flash Memory Control) | 57, 58 |
| OCxCON (Output Compare x Control) | 154 |
| OSCCON (Oscillator Control) | 101 |

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

| | | | |
|--|----------|--|----------|
| OSCTUN (FRC Oscillator Tuning)..... | 106 | External Clock | 221 |
| PLLFBF (PLL Feedback Divisor)..... | 105 | I2Cx Bus Data (Master Mode) | 242 |
| PMD1 (Peripheral Module Disable Control Register 1) | 112 | I2Cx Bus Data (Slave Mode)..... | 244 |
| PMD2 (Peripheral Module Disable Control Register 2) | 113 | I2Cx Bus Start/Stop Bits (Master Mode)..... | 242 |
| RCON (Reset Control)..... | 63 | I2Cx Bus Start/Stop Bits (Slave Mode)..... | 244 |
| SPIxCON1 (SPIx Control 1)..... | 158 | Input Capture (CAPx) | 228 |
| SPIxCON2 (SPIx Control 2)..... | 160 | OC/PWM | 229 |
| SPIxSTAT (SPIx Status and Control) | 157 | Output Compare (OCx) | 228 |
| SR (CPU Status)..... | 21, 75 | Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer..... | 224 |
| T1CON (Timer1 Control)..... | 139 | Timer1, 2, 3, 4, 5, 6, 7, 8, 9 External Clock | 226 |
| TxCON (T2CON, T4CON, T6CON or T8CON Control)..... | 144 | Timing Requirements | |
| TyCON (T3CON, T5CON, T7CON or T9CON Control)..... | 145 | ADC Conversion (10-bit mode) | 262 |
| UxMODE (UARTx Mode)..... | 171 | ADC Conversion (12-bit Mode) | 262 |
| UxSTA (UARTx Status and Control)..... | 173 | CLKO and I/O | 223 |
| Reset | | External Clock | 221 |
| Illegal Opcode | 61, 69 | Input Capture..... | 228 |
| Trap Conflict..... | 68, 69 | SPIx Master Mode (CKE = 0)..... | 258 |
| Uninitialized W Register..... | 61, 69 | SPIx Module Master Mode (CKE = 1) | 258 |
| Reset Sequence | 71 | SPIx Module Slave Mode (CKE = 0) | 259 |
| Resets..... | 61 | SPIx Module Slave Mode (CKE = 1) | 259 |
| S | | Timing Specifications | |
| Serial Peripheral Interface (SPI) | 155 | 10-bit A/D Conversion Requirements | 251 |
| Software Reset Instruction (SWR) | 68 | 12-bit A/D Conversion Requirements | 249 |
| Software Simulator (MPLAB SIM)..... | 207 | I2Cx Bus Data Requirements (Master Mode)..... | 243 |
| Software Stack Pointer, Frame Pointer | | I2Cx Bus Data Requirements (Slave Mode)..... | 245 |
| CALL Stack Frame..... | 45 | Output Compare Requirements..... | 228 |
| Special Features of the CPU | 189 | PLL Clock | 222, 257 |
| SPI Module | | Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer and Brown-out Reset Requirements..... | 225 |
| SPI1 Register Map..... | 38 | Simple OC/PWM Mode Requirements | 229 |
| Symbols Used in Opcode Descriptions..... | 198 | Timer1 External Clock Requirements | 226 |
| System Control | | Timer2 External Clock Requirements | 227 |
| Register Map..... | 44 | Timer3 External Clock Requirements | 227 |
| T | | U | |
| Temperature and Voltage Specifications | | UART Module | |
| AC | 220, 257 | UART1 Register Map | 38 |
| Timer1 | 137 | Using the RCON Status Bits..... | 69 |
| Timer2/3, Timer4/5, Timer6/7 and Timer8/9 | 141 | V | |
| Timing Characteristics | | Voltage Regulator (On-Chip) | 193 |
| CLKO and I/O | 223 | W | |
| Timing Diagrams | | Watchdog Time-out Reset (WDTR)..... | 68 |
| 10-bit A/D Conversion..... | 250 | Watchdog Timer (WDT)..... | 189, 194 |
| 10-bit A/D Conversion (CHPS = 01, SIMSAM = 0, ASAM = 0, SSRC = 000) | 250 | Programming Considerations | 194 |
| 12-bit A/D Conversion (ASAM = 0, SSRC = 000)..... | 249 | WWW Address | 295 |
| Brown-out Situations..... | 68 | WWW, On-Line Support | 7 |

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

NOTES:

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: <http://microchip.com/support>

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: Technical Publications Manager Total Pages Sent _____

RE: Reader Response

From: Name _____

Company _____

Address _____

City / State / ZIP / Country _____

Telephone: (_____) _____ - _____ FAX: (_____) _____ - _____

Application (optional):

Would you like a reply? ___ Y ___ N

Device: dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

Literature Number: DS70290J

Questions:

1. What are the best features of this document?

2. How does this document meet your hardware and software development needs?

3. Do you find the organization of this document easy to follow? If not, why?

4. What additions to the document do you think would enhance the structure and subject?

5. What deletions from the document could be made without affecting the overall usefulness?

6. Is there any incorrect or misleading information (what and where)?

7. How would you improve this document?

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| dsPIC 33 FJ 32 GP2 02 T E / SP - XXX | |
|---|--|
| Microchip Trademark | |
| Architecture | |
| Flash Memory Family | |
| Program Memory Size (Kbyte) | |
| Product Group | |
| Pin Count | |
| Tape and Reel Flag (if applicable) | |
| Temperature Range | |
| Package | |
| Pattern | |

| | | | |
|----------------------|-----|---|---|
| Architecture: | 33 | = | 16-bit Digital Signal Controller |
| Flash Memory Family: | FJ | = | Flash program memory, 3.3V |
| Product Group: | GP2 | = | General purpose family |
| | GP3 | = | General purpose family |
| Pin Count: | 02 | = | 28-pin |
| | 03 | = | 44-pin |
| Temperature Range: | I | = | -40° C to +85° C (Industrial) |
| | E | = | -40° C to +125° C (Extended) |
| | H | = | -40° C to +150° C (High) |
| Package: | SP | = | Skinny Plastic Dual In-Line - 300 mil body (SPDIP) |
| | SO | = | Plastic Small Outline - Wide - 7.5 mm body (SOIC) |
| | SS | = | Plastic Shrink Small Outline - 5.3 mm body (SSOP) |
| | ML | = | Plastic Quad, No Lead Package - 8x8 mm body (QFN) |
| | PT | = | Plastic Thin Quad Flatpack - 10x10x1 mm body (TQFP) |
| | MM | = | Plastic Quad, No Lead Package - 6x6 mm body (QFN-S) |

Examples:

- a) dsPIC33FJ32GP202-E/SP:
General-purpose dsPIC33, 32-Kbyte program memory, 28-pin, Extended temp., SPDIP package.

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICKit, PICtail, REAL ICE, rLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007-2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.

ISBN: 978-1-62076-334-6

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC[®] DSCs, KEELOQ[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

**QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
= ISO/TS 16949 =**

Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

Мы предлагаем:

- Конкурентоспособные цены и скидки постоянным клиентам.
- Специальные условия для постоянных клиентов.
- Подбор аналогов.
- Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.
- Приемлемые сроки поставки, возможна ускоренная поставка.
- Доставку товара в любую точку России и стран СНГ.
- Комплексную поставку.
- Работу по проектам и поставку образцов.
- Формирование склада под заказчика.
- Сертификаты соответствия на поставляемую продукцию (по желанию клиента).
- Тестирование поставляемой продукции.
- Поставку компонентов, требующих военную и космическую приемку.
- Входной контроль качества.
- Наличие сертификата ISO.

В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- Регистрацию проекта у производителя компонентов.
- Техническую поддержку проекта.
- Защиту от снятия компонента с производства.
- Оценку стоимости проекта по компонентам.
- Изготовление тестовой платы монтаж и пусконаладочные работы.



Тел: +7 (812) 336 43 04 (многоканальный)

Email: org@lifeelectronics.ru