

## FEATURES

- Worldwide NTSC/PAL/SECAM color demodulation support
- One 10-bit analog-to-digital converter (ADC), 4× oversampling per channel for CVBS, Y/C, and YPrPb modes
- Analog video input channels with on-chip antialiasing filter
  - ADV7281**: up to 4 input channels
  - ADV7281-M**: up to 6 input channels
  - ADV7281-MA**: up to 8 input channels
- Video input support for CVBS (composite), Y/C (S-Video), and YPrPb (component)
- Fully differential, pseudo differential, and single-ended CVBS video input support
- NTSC/PAL/SECAM autodetection
- Short-to-battery (STB) diagnostics on 2 video inputs (**ADV7281** and **ADV7281-M** only)
- Up to 4 V common-mode input range solution
- Excellent common-mode noise rejection capabilities
- 5-line adaptive 2D comb filter and CTI video enhancement
- Adaptive Digital Line Length Tracking (ADLLT), signal processing, and enhanced FIFO management provide mini-time base correction (TBC) functionality
- Integrated automatic gain control (AGC) with adaptive peak white mode
- Fast switching capability
- Adaptive contrast enhancement (ACE)
- Down dither (8-bit to 6-bit)
- Rovi (Macrovision) copy protection detection
- MIPI CSI-2 output interface (**ADV7281-M** and **ADV7281-MA**)
- 8-bit ITU-R BT.656 YCrCb 4:2:2 output (**ADV7281**)
- Full featured vertical blanking interval (VBI) data slicer
- Power-down mode available
- 2-wire, I<sup>2</sup>C-compatible serial interface
- Qualified for automotive applications
- −40°C to +105°C temperature grade
- 32-lead, 5 mm × 5 mm, RoHS-compliant LFCSP

## APPLICATIONS

- Smartphone/multimedia handsets
- Automotive infotainment
- DVRs for video security
- Media players

## GENERAL DESCRIPTION

The **ADV7281/ADV7281-M/ADV7281-MA** are versatile one-chip, multiformat video decoders. The **ADV7281/ADV7281-M/ADV7281-MA** automatically detect standard analog baseband video signals compatible with worldwide NTSC, PAL, and SECAM standards in the form of composite, S-Video, and component video.

The **ADV7281** converts the analog video signals into a YCrCb 4:2:2 video data stream that is compatible with the 8-bit ITU-R BT.656 interface standard.

The **ADV7281-M/ADV7281-MA** convert the analog video signals into an 8-bit YCrCb 4:2:2 video data stream that is output over a mobile industry processor interface (MIPI®) CSI-2 interface.

The analog video inputs of the **ADV7281/ADV7281-M/ADV7281-MA** accept single-ended, pseudo differential, and fully differential signals. The **ADV7281** provides four analog inputs and two STB diagnostic pins. The **ADV7281-M** provides six analog inputs, two STB diagnostic pins, and three general-purpose outputs. The **ADV7281-MA** provides eight analog inputs and three general-purpose outputs.

The **ADV7281/ADV7281-M/ADV7281-MA** are programmed via a 2-wire, serial bidirectional port (I<sup>2</sup>C compatible) and are fabricated in a 1.8 V CMOS process. The **ADV7281/ADV7281-M/ADV7281-MA** are provided in space-saving LFCSP surface-mount, RoHS-compliant packages. The **ADV7281/ADV7281-M/ADV7281-MA** are rated over the −40°C to +105°C temperature range. This makes the **ADV7281/ADV7281-M/ADV7281-MA** ideal for automotive applications.

## TABLE OF CONTENTS

Features .....	1	Input Networks .....	17
Applications.....	1	Single-Ended Input Network.....	17
General Description.....	1	Differential Input Network .....	17
Revision History .....	2	Short-to-Battery Protection .....	17
Functional Block Diagrams.....	3	Input Configuration .....	18
Specifications.....	4	Short-to-Battery (STB) Diagnostics (ADV7281/ADV7281-M Only) .....	19
Electrical Specifications.....	4	Programming the STB Diagnostic Function.....	19
Video Specifications.....	5	Adaptive Contrast Enhancement (ACE).....	21
Analog Specifications.....	6	ITU-R BT.656 Tx Configuration (ADV7281 Only) .....	22
Clock and I <sup>2</sup> C Timing Specifications.....	6	MIPI CSI-2 Output .....	23
MIPI Video Output Specifications (ADV7281-M and ADV7281-MA Only).....	7	I <sup>2</sup> C Port Description.....	24
Pixel Port Timing Specifications (ADV7281 Only).....	9	Register Maps.....	25
Absolute Maximum Ratings.....	10	PCB Layout Recommendations.....	27
Thermal Resistance .....	10	Analog Interface Inputs.....	27
Reflow Solder .....	10	Power Supply Decoupling .....	27
ESD Caution.....	10	VREFN and VREFP Pins .....	27
Pin Configurations and Function Descriptions .....	11	Digital Outputs .....	27
Theory of Operation .....	14	Exposed Metal Pad.....	28
Analog Front End (AFE) .....	14	Digital Inputs .....	28
Standard Definition Processor (SDP).....	15	MIPI Outputs (D0P, D0N, CLKP, CLKN) ADV7281-M/ADV7281-MA only .....	28
Power Supply Sequencing.....	16	Typical Circuit Connections .....	29
Optimal Power-Up Sequence.....	16	Outline Dimensions .....	32
Simplified Power-Up Sequence .....	16	Ordering Guide .....	32
Power-Down Sequence.....	16	Automotive Products.....	32
D <sub>VDDIO</sub> Supply Voltage .....	16		

## REVISION HISTORY

### 4/14—Rev. A to Rev. B

Changes to General Description Section .....	1
Changed Single-Ended CVBS Input from 35 mA to 47 mA .....	4
Changes to Table 7.....	10
Changes to Theory of Operation Section.....	14
Changes to D <sub>VDDIO</sub> Supply Voltage.....	16
Changes to Short-to-Battery Protection Section.....	17
Changes to Ordering Guide .....	32

### 11/13—Rev. 0 to Rev. A

Changes to Features and General Description Sections.....	1
Added Figure 1; Renumbered Sequentially .....	3
Changes to Table 1.....	4
Added Pixel Port Timing Specifications (ADV7281 Only) Section.....	9
Added Endnote 1; Table 7 .....	10

Added Figure 7 and Table 9 .....	11
Changes to Theory of Operation Section.....	14
Changes to Optimal Power-Up Sequence Section and D <sub>VDDIO</sub> Supply Voltage Section.....	16
Changes to Table 13 .....	18
Changes to Programming the STB Diagnostic Function Section.....	19
Added ITU-R BT.656 Tx Configuration (ADV7281 Only) Section.....	22
Changes to Register Maps Section .....	25
Changes to Power Supply Decoupling Section and Digital Outputs Section .....	27
Changes to Typical Circuit Connections Section .....	29
Updated Outline Dimensions .....	32
Changes to Ordering Guide .....	32

### 8/13—Revision 0: Initial Version

# FUNCTIONAL BLOCK DIAGRAMS



Figure 1. ADV7281 Functional Block Diagram

11633-200



Figure 2. ADV7281-M Functional Block Diagram

11633-001



Figure 3. ADV7281-MA Functional Block Diagram

11633-002

## SPECIFICATIONS

## ELECTRICAL SPECIFICATIONS

$A_{VDD}$ ,  $D_{VDD}$ ,  $P_{VDD}$ , and  $M_{VDD}$  = 1.71 V to 1.89 V,  $D_{VDDIO}$  = 2.97 V to 3.63 V, specified at operating temperature range, unless otherwise noted.

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
STATIC PERFORMANCE						
ADC Resolution	N				10	Bits
Integral Nonlinearity	INL	CVBS mode		2		LSB
Differential Nonlinearity	DNL	CVBS mode		±0.6		LSB
DIGITAL INPUTS						
Input High Voltage	$V_{IH}$	$D_{VDDIO} = 3.3\text{ V}$ $D_{VDDIO} = 1.8\text{ V}$ , ADV7281 only	2 1.2			V V
Input Low Voltage	$V_{IL}$	$D_{VDDIO} = 3.3\text{ V}$ $D_{VDDIO} = 1.8\text{ V}$ , ADV7281 only			0.8 0.4	V V
Input Leakage Current	$I_{IN}$	RESET pin SDATA, SCLK pins PWRDWN, ALSB pins	-10 -10 -10		+10 +15 +50	μA μA μA
Input Capacitance	$C_{IN}$				10	pF
CRYSTAL INPUT						
Input High Voltage	$V_{IH}$	XTALN pin	1.2			V
Input Low Voltage	$V_{IL}$	XTALN pin			0.4	V
DIGITAL OUTPUTS						
Output High Voltage	$V_{OH}$	$D_{VDDIO} = 3.3\text{ V}$ , $I_{SOURCE} = 0.4\text{ mA}$ $D_{VDDIO} = 1.8\text{ V}$ , $I_{SOURCE} = 0.4\text{ mA}$ , ADV7281 only	2.4 1.4			V V
Output Low Voltage	$V_{OL}$	$D_{VDDIO} = 3.3\text{ V}$ , $I_{SINK} = 3.2\text{ mA}$ $D_{VDDIO} = 1.8\text{ V}$ , $I_{SINK} = 1.6\text{ mA}$ , ADV7281 only			0.4 0.2	V V
High Impedance Leakage Current	$I_{LEAK}$				10	μA
Output Capacitance	$C_{OUT}$				20	pF
POWER REQUIREMENTS <sup>1, 2</sup>						
Digital I/O Power Supply	$D_{VDDIO}$	ADV7281-M/ADV7281-MA ADV7281	2.97 1.62	3.3 3.3	3.63 3.63	V V
PLL Power Supply	$P_{VDD}$		1.71	1.8	1.89	V
Analog Power Supply	$A_{VDD}$		1.71	1.8	1.89	V
Digital Power Supply	$D_{VDD}$		1.71	1.8	1.89	V
MIPI Tx Power Supply	$M_{VDD}$	ADV7281-M/ADV7281-MA only	1.71	1.8	1.89	V
Digital I/O Supply Current	$I_{DVDDIO}$	ADV7281-M/ADV7281-MA ADV7281		1.5 5		mA mA
PLL Supply Current	$I_{PVDD}$			12		mA
MIPI Tx Supply Current	$I_{MVDD}$	ADV7281-M/ADV7281-MA only		14		mA
Analog Supply Current	$I_{AVDD}$					
Single-Ended CVBS Input				47		mA
Differential CVBS Input		Fully differential and pseudo differential CVBS		69		mA
Y/C Input				60		mA
YPrPb Input				75		mA
Digital Supply Current	$I_{DVDD}$					
Single-Ended CVBS Input				60		mA
Differential CVBS Input		Fully differential and pseudo differential CVBS		60		mA
Y/C Input				60		mA
YPrPb Input				60		mA

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
<b>POWER-DOWN CURRENTS<sup>1</sup></b>						
Digital I/O Supply Power-Down Current	I <sub>DVDDIO_PD</sub>	D <sub>VDDIO</sub> = 3.3 V, <a href="#">ADV7281-M/ADV7281-MA</a> D <sub>VDDIO</sub> = 3.3 V, <a href="#">ADV7281</a>		73		μA
PLL Supply Power-Down Current	I <sub>PVDD_PD</sub>			84		μA
Analog Supply Power-Down Current	I <sub>AVDD_PD</sub>			46		μA
Digital Supply Power-Down Current	I <sub>DVDD_PD</sub>			0.2		μA
MIPI Tx Supply Power-Down Current	I <sub>MVDD_PD</sub>	<a href="#">ADV7281-M</a> and <a href="#">ADV7281-MA</a> only		420		μA
Total Power Dissipation in Power-Down Mode				4.5		μA
				1		mW

<sup>1</sup> Guaranteed by characterization.

<sup>2</sup> Typical current consumption values are measured with nominal voltage supply levels and an SMPTE bar test pattern.

## VIDEO SPECIFICATIONS

A<sub>VDD</sub>, D<sub>VDD</sub>, P<sub>VDD</sub>, and M<sub>VDD</sub> = 1.71 V to 1.89 V, D<sub>VDDIO</sub> = 2.97 V to 3.63 V, specified at operating temperature range, unless otherwise noted. Specifications guaranteed by characterization.

**Table 2.**

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
<b>NONLINEAR SPECIFICATIONS<sup>1</sup></b>						
Differential Phase	DP	CVBS input, modulated 5-step		0.9		Degrees
Differential Gain	DG	CVBS input, modulated 5-step		0.5		%
Luma Nonlinearity	LNL	CVBS input, 5-step		2.0		%
<b>NOISE SPECIFICATIONS</b>						
Signal-to-Noise Ratio, Unweighted	SNR	Luma ramp Luma flat field		57.1		dB
Analog Front-End Crosstalk				58		dB
Common-Mode Rejection Ratio <sup>2</sup>	CMRR			60		dB
				73		dB
<b>LOCK TIME SPECIFICATIONS</b>						
Horizontal Lock Range			-5		+5	%
Vertical Lock Range			40		70	Hz
f <sub>SC</sub> Subcarrier Lock Range				±1.3		kHz
Color Lock-In Time				60		Lines
Synchronization Depth Range			20		200	%
Color Burst Range			5		200	%
Vertical Lock Time				2		Fields
Autodetection Switch Speed <sup>3</sup>				100		Lines
Fast Switch Speed <sup>4</sup>				100		ms
<b>LUMA SPECIFICATIONS</b>						
Luma Brightness Accuracy		CVBS, 1 V input		1		%
Luma Contrast Accuracy				1		%

<sup>1</sup> These specifications apply for all CVBS input types (NTSC, PAL, and SECAM), as well as for single-ended and differential CVBS inputs.

<sup>2</sup> The CMRR of this circuit design is critically dependent on the external resistor matching on the circuit inputs (see the Input Networks section). The CMRR measurement was performed with 0.1% tolerant resistors, a common-mode voltage of 1 V, and a common-mode frequency of 10 kHz.

<sup>3</sup> Autodetection switch speed is the time required for the [ADV7281/ADV7281-M/ADV7281-MA](#) to detect which video format is present at its input, for example, PAL I or NTSC M.

<sup>4</sup> Fast switch speed is the time required for the [ADV7281/ADV7281-M/ADV7281-MA](#) to switch from one analog input (single-ended or differential) to another, for example, switching from A<sub>IN1</sub> to A<sub>IN2</sub>.

**ANALOG SPECIFICATIONS**

$A_{VDD}$ ,  $D_{VDD}$ ,  $P_{VDD}$ , and  $M_{VDD}$  = 1.71 V to 1.89 V,  $D_{VDDIO}$  = 2.97 V to 3.63 V, specified at operating temperature range, unless otherwise noted. Specifications guaranteed by characterization. Note that  $M_{VDD}$  only applies to the [ADV7281-M/ADV7281-MA](#).

Table 3.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
CLAMP CIRCUITRY					
External Clamp Capacitor	Clamps switched off		0.1		$\mu$ F
Input Impedance			10		M $\Omega$
Large Clamp Source Current			0.4		mA
Large Clamp Sink Current			0.4		mA
Fine Clamp Source Current			10		$\mu$ A
Fine Clamp Sink Current			10		$\mu$ A

**CLOCK AND I<sup>2</sup>C TIMING SPECIFICATIONS**

$A_{VDD}$ ,  $D_{VDD}$ ,  $P_{VDD}$ , and  $M_{VDD}$  = 1.71 V to 1.89 V,  $D_{VDDIO}$  = 2.97 V to 3.63 V, specified at operating temperature range, unless otherwise noted. Specifications guaranteed by characterization. Note that  $M_{VDD}$  only applies to the [ADV7281-M/ADV7281-MA](#).

Table 4.

Parameter	Symbol	Min	Typ	Max	Unit
SYSTEM CLOCK AND CRYSTAL					
Nominal Frequency			28.63636		MHz
Frequency Stability				$\pm$ 50	ppm
I <sup>2</sup> C PORT					
SCLK Frequency				400	kHz
SCLK Minimum Pulse Width High	$t_1$	0.6			$\mu$ s
SCLK Minimum Pulse Width Low	$t_2$	1.3			$\mu$ s
Hold Time (Start Condition)	$t_3$	0.6			$\mu$ s
Setup Time (Start Condition)	$t_4$	0.6			$\mu$ s
SDATA Setup Time	$t_5$	100			ns
SCLK and SDATA Rise Times	$t_6$			300	ns
SCLK and SDATA Fall Times	$t_7$			300	ns
Setup Time (Stop Condition)	$t_8$		0.6		$\mu$ s
RESET INPUT					
$\overline{\text{RESET}}$ Pulse Width		5			ms




Figure 4. I<sup>2</sup>C Timing Diagram

11833-003

**MIPI VIDEO OUTPUT SPECIFICATIONS (ADV7281-M AND ADV7281-MA ONLY)**

$A_{VDD}$ ,  $D_{VDD}$ ,  $P_{VDD}$ , and  $M_{VDD}$  = 1.71 V to 1.89 V,  $D_{VDDIO}$  = 2.97 V to 3.63 V, specified at operating temperature range, unless otherwise noted. The CSI-2 clock lane of the ADV7281-M/ADV7281-MA remains in high speed (HS) mode even when the data lane enters low power (LP) mode. For this reason, some measurements on the clock lane that pertain to low power mode are not applicable. Unless otherwise stated, all high speed measurements were performed with the ADV7281-M/ADV7281-MA operating in interlaced mode and with a nominal 216 Mbps output data rate. Specifications guaranteed by characterization.

**Table 5.**

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
UNIT INTERVAL Interlaced Output	UI			4.63		ns
<b>DATA LANE LP TX DC SPECIFICATIONS<sup>1</sup></b>						
Thevenin Output High Level	$V_{OH}$		1.1	1.2	1.3	V
Thevenin Output Low Level	$V_{OL}$		-50	0	+50	mV
<b>DATA LANE LP TX AC SPECIFICATIONS<sup>1</sup></b>						
Rise Time, 15% to 85%					25	ns
Fall Time, 85% to 15%					25	ns
Rise Time, 30% to 85%					35	ns
Data Lane LP Slew Rate vs. $C_{LOAD}$ Maximum Slew Rate over Entire Vertical Edge Region		Rising edge			150	mV/ns
		Falling edge			150	mV/ns
Minimum Slew Rate 400 mV $\leq V_{OUT} \leq$ 930 mV		Falling edge	30			mV/ns
400 mV $\leq V_{OUT} \leq$ 700 mV		Rising edge	30			mV/ns
700 mV $\leq V_{OUT} \leq$ 930 mV		Rising edge	>0			mV/ns
Pulse Width of LP Exclusive-OR Clock		First clock pulse after stop state or last pulse before stop state	40			ns
		All other clock pulses	20			ns
Period of LP Exclusive-OR Clock			90			ns
<b>CLOCK LANE LP TX DC SPECIFICATIONS<sup>1</sup></b>						
Thevenin Output High Level	$V_{OH}$		1.1	1.2	1.3	V
Thevenin Output Low Level	$V_{OL}$		-50	0	+50	mV
<b>CLOCK LANE LP TX AC SPECIFICATIONS<sup>1</sup></b>						
Rise Time, 15% to 85%					25	ns
Fall Time, 85% to 15%					25	ns
Clock Lane LP Slew Rate Maximum Slew Rate over Entire Vertical Edge Region		Rising edge			150	mV/ns
		Falling edge			150	mV/ns
Minimum Slew Rate 400 mV $\leq V_{OUT} \leq$ 930 mV		Falling edge	30			mV/ns
400 mV $\leq V_{OUT} \leq$ 700 mV		Rising edge	30			mV/ns
700 mV $\leq V_{OUT} \leq$ 930 mV		Rising edge	>0			mV/ns
<b>DATA LANE HS TX SIGNALING REQUIREMENTS</b>						
Low Power to High Speed Transition Stage	$t_9$	See Figure 5 Time that the D0P pin is at $V_{OL}$ and the D0N pin is at $V_{OH}$	50			ns
	$t_{10}$	Time that the D0P and D0N pins are at $V_{OL}$	40 + (4 × UI)		85 + (6 × UI)	ns
	$t_{11}$	$t_{10}$ plus the HS-zero period	145 + (10 × UI)			ns
High Speed Differential Voltage Swing	$ V_1 $		140	200	270	mV p-p
Differential Voltage Mismatch					10	mV
Single-Ended Output High Voltages					360	mV
Static Common-Mode Voltage Level			150	200	250	mV
Static Common-Mode Voltage Mismatch					5	mV
Dynamic Common Level Variations 50 MHz to 450 MHz					25	mV
Above 450 MHz					15	mV

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
Rise Time, 20% to 80%	t <sub>12</sub>	Time that the ADV7281-M/ ADV7281-MA drive the flipped last data bit after sending the last payload data bit of an HS transmission burst	0.15		0.3 × UI	ns
Fall Time, 80% to 20%			0.15		0.3 × UI	ns
High Speed to Low Power Transition Stage			60 + (4 × UI)			ns
	t <sub>13</sub>	Post-end-of-transmission rise time (30% to 85%)			35	ns
	t <sub>14</sub>	Time from start of t <sub>12</sub> to start of low power state following an HS transmission burst			105 + (12 × UI)	ns
	t <sub>15</sub>	Time that a low power state is transmitted after an HS trans- mission burst			100	ns
CLOCK LANE HS TX SIGNALING REQUIREMENTS		See Figure 5				
Low Power to High Speed Transition Stage <sup>2</sup>	V <sub>2</sub>	Time that the CLKP pin is at V <sub>OL</sub> and the CLKN pin is at V <sub>OH</sub>	50			ns
		Time that the CLKP and CLKN pins are at V <sub>OL</sub>	38		95	ns
High Speed Differential Voltage Swing		300	500			ns
Differential Voltage Mismatch		140	200	270		mV p-p
Single-Ended Output High Voltages				10		mV
Static Common-Mode Voltage Level					360	mV
Static Common-Mode Voltage Mismatch			150	200	250	mV
Dynamic Common Level Variations					5	mV
50 MHz to 450 MHz					25	mV
Above 450 MHz					15	mV
Rise Time, 20% to 80%			0.15		0.3 × UI	ns
Fall Time, 80% to 20%			0.15		0.3 × UI	ns
HS TX CLOCK TO DATA LANE TIMING REQUIREMENTS						
Data to Clock Skew			0.35 × UI		0.65 × UI	ns

<sup>1</sup> These measurements were performed with C<sub>LOAD</sub> = 50 pF.

<sup>2</sup> The clock lane remains in high speed mode throughout normal operation. These results apply only to the ADV7281-M/ADV7281-MA during startup.




Figure 5. ADV7281-M/ADV7281-MA Output Timing Diagram (Conforms with MIPI CSI-2 Specification)

11633-004



**PIXEL PORT TIMING SPECIFICATIONS (ADV7281 ONLY)**

$A_{VDD}$ ,  $D_{VDD}$ , and  $P_{VDD}$  = 1.71 V to 1.89 V,  $D_{VDDIO}$  = 1.62 V to 3.63 V, specified at operating temperature range, unless otherwise noted. Specifications guaranteed by characterization.

**Table 6.**

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
CLOCK OUTPUTS LLC Mark Space Ratio	$t_{16}:t_{17}$		45:55		55:45	% duty cycle
DATA AND CONTROL OUTPUTS Data Output Transitional Time	$t_{18}$	Negative clock edge to start of valid data ( $t_{SETUP} = t_{17} - t_{18}$ )			3.8	ns
	$t_{19}$	End of valid data to negative clock edge ( $t_{HOLD} = t_{16} - t_{19}$ )			6.9	ns



Figure 6. ADV7281 Pixel Port and Control Output Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

Table 7.

Parameter <sup>1</sup>	Rating
A <sub>VDD</sub> to GND	2.2 V
D <sub>VDD</sub> to GND	2.2 V
P <sub>VDD</sub> to GND	2.2 V
M <sub>VDD</sub> to GND <sup>1</sup>	2.2 V
D <sub>VDDIO</sub> to GND	4 V
P <sub>VDD</sub> to D <sub>VDD</sub>	−0.9 V to +0.9 V
M <sub>VDD</sub> to D <sub>VDD</sub> <sup>2</sup>	−0.9 V to +0.9 V
A <sub>VDD</sub> to D <sub>VDD</sub>	−0.9 V to +0.9 V
Digital Inputs Voltage	GND − 0.3 V to D <sub>VDDIO</sub> + 0.3 V
Digital Outputs Voltage	GND − 0.3 V to D <sub>VDDIO</sub> + 0.3 V
Analog Inputs to Ground	GND − 0.3 V to A <sub>VDD</sub> + 0.3 V
Maximum Junction Temperature (T <sub>J</sub> max)	140°C
Storage Temperature Range	−65°C to +150°C
Infrared Reflow Soldering (20 sec)	260°C

<sup>1</sup>The Absolute Maximum Ratings assume that DGND pins and the exposed pad of the [ADV7281/ADV7281-M/ADV7281-MA](#) are connected together to a common ground plane (GND). This is part of the recommended layout scheme. See PCB Layout Recommendations for more information. The Absolute Maximum Ratings are stated in relation to this common ground plane.

<sup>2</sup>M<sub>VDD</sub> applies to the [ADV7281-M](#) and [ADV7281-MA](#) only.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

These devices are high performance integrated circuits with an ESD rating of <2 kV, and they are ESD sensitive. Proper precautions must be taken for handling and assembly.

## THERMAL RESISTANCE

The thermal resistance values in Table 8 are specified for the device soldered onto a 4-layer printed circuit board (PCB) with a common ground plane and with the exposed pad of the device connected to DGND. The values in Table 8 are maximum values.

Table 8. Thermal Resistance for the 32-Lead LFCSP

Thermal Characteristic	Symbol	Value	Unit
Junction-to-Ambient Thermal Resistance (Still Air)	θ <sub>JA</sub>	32.5	°C/W
Junction-to-Case Thermal Resistance	θ <sub>JC</sub>	2.3	°C/W

## REFLOW SOLDER

The [ADV7281/ADV7281-M/ADV7281-MA](#) are Pb-free, environmentally friendly products. They are manufactured using the most up-to-date materials and processes. The coating on the leads of each device is 100% pure Sn electroplate. The devices are suitable for Pb-free applications and can withstand surface-mount soldering at up to 255°C (±5°C).

In addition, the [ADV7281/ADV7281-M/ADV7281-MA](#) are backward-compatible with conventional SnPb soldering processes. This means that the electroplated Sn coating can be soldered with Sn/Pb solder pastes at conventional reflow temperatures of 220°C to 235°C.

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




NOTES  
1. THE EXPOSED PAD MUST BE CONNECTED TO DGND.

11633-202

Figure 7. Pin Configuration, ADV7281

Table 9. Pin Function Descriptions, ADV7281

Pin No.	Mnemonic	Type	Description
1, 4	DGND	Ground	Ground for Digital Supply.
2	D <sub>VDDIO</sub>	Power	Digital I/O Power Supply (1.8 V or 3.3 V).
3, 13	D <sub>VDD</sub>	Power	Digital Power Supply (1.8 V).
5 to 12	P7 to P0	Output	Video Pixel Output Ports.
14	XTALP	Output	Connect this pin to the external 28.63636 MHz crystal, or leave it unconnected if an external 1.8 V, 28.63636 MHz clock oscillator source is used to clock the ADV7281. The crystal used with the ADV7281 must be a fundamental crystal.
15	XTALN	Input	Input Pin for the External 28.63636 MHz Crystal. The crystal used with the ADV7281 must be a fundamental crystal. If an external 1.8 V, 28.63636 MHz clock oscillator source is used to clock the ADV7281, the output of the oscillator is fed into the XTALN pin.
16	P <sub>VDD</sub>	Power	PLL Power Supply (1.8 V).
17, 18, 24, 25	A <sub>IN1</sub> to A <sub>IN4</sub>	Input	Analog Video Input Channels.
19	VREFP	Output	Internal Voltage Reference Output.
20	VREFN	Output	Internal Voltage Reference Output.
21	A <sub>VDD</sub>	Power	Analog Power Supply (1.8 V).
22	DIAG1	Input	Diagnostic Input 1.
23	DIAG2	Input	Diagnostic Input 2.
26	INTRQ	Output	Interrupt Request Output. An interrupt occurs when certain signals are detected on the input video.
27	RESET	Input	System Reset Input (Active Low). A minimum low reset pulse width of 5 ms is required to reset the ADV7281 circuitry.
28	ALSB	Input	This pin selects the I <sup>2</sup> C write address for the ADV7281. When ALSB is set to Logic 0, the write address is 0x40; when ALSB is set to Logic 1, the write address is 0x42.
29	SDATA	Input/output	I <sup>2</sup> C Port Serial Data Input/Output.
30	SCLK	Input	I <sup>2</sup> C Port Serial Clock Input. The maximum clock rate is 400 kHz.
31	PWRDWN	Input	Power-Down Pin. A logic low on this pin places the ADV7281 in power-down mode.
32	LLC	Output	Line-Locked Output Clock for Output Pixel Data. The clock output is nominally 27 MHz, but it increases or decreases according to the video line length.
	EPAD (EP)		Exposed Pad. The exposed pad must be connected to DGND.



NOTES  
1. THE EXPOSED PAD MUST BE CONNECTED TO DGND.

Figure 8. Pin Configuration, ADV7281-M

Table 10. Pin Function Descriptions, ADV7281-M

Pin No.	Mnemonic	Type	Description
1, 4	DGND	Ground	Ground for Digital Supply.
2	D <sub>VDDIO</sub>	Power	Digital I/O Power Supply (3.3 V).
3	D <sub>VDD</sub>	Power	Digital Power Supply (1.8 V).
5	INTRQ	Output	Interrupt Request Output. An interrupt occurs when certain signals are detected on the input video.
6 to 8	GPO2 to GPO0	Output	General-Purpose Outputs. These pins can be configured via I <sup>2</sup> C to allow control of external devices.
9	D0P	Output	Positive MIPI Differential Data Output.
10	D0N	Output	Negative MIPI Differential Data Output.
11	CLKP	Output	Positive MIPI Differential Clock Output.
12	CLKN	Output	Negative MIPI Differential Clock Output.
13	M <sub>VDD</sub>	Power	MIPI Digital Power Supply (1.8 V).
14	XTALP	Output	Connect this pin to the external 28.63636 MHz crystal, or leave it unconnected if an external 1.8 V, 28.63636 MHz clock oscillator source is used to clock the ADV7281-M. The crystal used with the ADV7281-M must be a fundamental crystal.
15	XTALN	Input	Input Pin for the External 28.63636 MHz Crystal. The crystal used with the ADV7281-M must be a fundamental crystal. If an external 1.8 V, 28.63636 MHz clock oscillator source is used to clock the ADV7281-M, the output of the oscillator is fed into the XTALN pin.
16	P <sub>VDD</sub>	Power	PLL Power Supply (1.8 V).
17, 18, 23, 24, 26, 27	A <sub>IN1</sub> to A <sub>IN6</sub>	Input	Analog Video Input Channels.
19	VREFP	Output	Internal Voltage Reference Output.
20	VREFN	Output	Internal Voltage Reference Output.
21	A <sub>VDD</sub>	Power	Analog Power Supply (1.8 V).
22	DIAG1	Input	Diagnostic Input 1.
25	DIAG2	Input	Diagnostic Input 2.
28	RESET	Input	System Reset Input (Active Low). A minimum low reset pulse width of 5 ms is required to reset the ADV7281-M circuitry.
29	ALSB	Input	This pin selects the I <sup>2</sup> C write address for the ADV7281-M. When ALSB is set to Logic 0, the write address is 0x40; when ALSB is set to Logic 1, the write address is 0x42.
30	SDATA	Input/output	I <sup>2</sup> C Port Serial Data Input/Output.
31	SCLK	Input	I <sup>2</sup> C Port Serial Clock Input. The maximum clock rate is 400 kHz.
32	PWRDWN	Input	Power-Down Pin. A logic low on this pin places the ADV7281-M in power-down mode.
	EPAD (EP)		Exposed Pad. The exposed pad must be connected to DGND.



NOTES  
1. THE EXPOSED PAD MUST BE CONNECTED TO DGND.

11E33-006

Figure 9. Pin Configuration, [ADV7281-MA](#)

Table 11. Pin Function Descriptions, [ADV7281-MA](#)

Pin No.	Mnemonic	Type	Description
1, 4	DGND	Ground	Ground for Digital Supply.
2	D <sub>VDDIO</sub>	Power	Digital I/O Power Supply (3.3 V).
3	D <sub>VDD</sub>	Power	Digital Power Supply (1.8 V).
5	INTRQ	Output	Interrupt Request Output. An interrupt occurs when certain signals are detected on the input video.
6 to 8	GPO2 to GPO0	Output	General-Purpose Outputs. These pins can be configured via I <sup>2</sup> C to allow control of external devices.
9	D0P	Output	Positive MIPI Differential Data Output.
10	D0N	Output	Negative MIPI Differential Data Output.
11	CLKP	Output	Positive MIPI Differential Clock Output.
12	CLKN	Output	Negative MIPI Differential Clock Output.
13	M <sub>VDD</sub>	Power	MIPI Digital Power Supply (1.8 V).
14	XTALP	Output	Connect this pin to the external 28.63636 MHz crystal, or leave it unconnected if an external 1.8 V, 28.63636 MHz clock oscillator source is used to clock the <a href="#">ADV7281-MA</a> . The crystal used with the <a href="#">ADV7281-MA</a> must be a fundamental crystal.
15	XTALN	Input	Input Pin for the External 28.63636 MHz Crystal. The crystal used with the <a href="#">ADV7281-MA</a> must be a fundamental crystal. If an external 1.8 V, 28.63636 MHz clock oscillator source is used to clock the <a href="#">ADV7281-MA</a> , the output of the oscillator is fed into the XTALN pin.
16	P <sub>VDD</sub>	Power	PLL Power Supply (1.8 V).
17, 18, 22, 23, 24, 25, 26, 27	A <sub>IN1</sub> to A <sub>IN8</sub>	Input	Analog Video Input Channels.
19	VREFP	Output	Internal Voltage Reference Output.
20	VREFN	Output	Internal Voltage Reference Output.
21	A <sub>VDD</sub>	Power	Analog Power Supply (1.8 V).
28	RESET	Input	System Reset Input (Active Low). A minimum low reset pulse width of 5 ms is required to reset the <a href="#">ADV7281-MA</a> circuitry.
29	ALSB	Input	This pin selects the I <sup>2</sup> C write address for the <a href="#">ADV7281-MA</a> . When ALSB is set to Logic 0, the write address is 0x40; when ALSB is set to Logic 1, the write address is 0x42.
30	SDATA	Input/output	I <sup>2</sup> C Port Serial Data Input/Output.
31	SCLK	Input	I <sup>2</sup> C Port Serial Clock Input. The maximum clock rate is 400 kHz.
32	PWRDWN	Input	Power-Down Pin. A logic low on this pin places the <a href="#">ADV7281-MA</a> in power-down mode.
	EPAD (EP)		Exposed Pad. The exposed pad must be connected to DGND.

## THEORY OF OPERATION

The [ADV7281/ADV7281-M/ADV7281-MA](#) are versatile one-chip, multiformat video decoders. The [ADV7281/ADV7281-M/ADV7281-MA](#) automatically detect standard analog baseband video signals compatible with worldwide NTSC, PAL, and SECAM standards in the form of composite, S-Video, and component video.

The [ADV7281](#) converts the analog video signal into an 8-bit YCrCb 4:2:2 video data stream that is compatible with the 8-bit ITU-R BT.656 interface standard.

The [ADV7281-M/ADV7281-MA](#) convert the analog video signals into an 8-bit YCrCb 4:2:2 video data stream that is output over a MIPI CSI-2 interface.

The MIPI CSI-2 output interface connects to a wide range of video processors and FPGAs. The accurate 10-bit analog-to-digital conversion provides professional quality video performance for consumer applications with true 8-bit data resolution.

The analog video inputs of the [ADV7281/ADV7281-M/ADV7281-MA](#) accept single-ended, pseudo differential, and fully differential composite video signals, as well as S-Video and YPrPb video signals, supporting a wide range of consumer and automotive video sources.

In differential CVBS mode, the [ADV7281/ADV7281-M/ADV7281-MA](#), along with an external resistor divider, provide a common-mode input range of up to 4 V, enabling the removal of large signal, common-mode transients present on the video lines.

The automatic gain control (AGC) and clamp restore circuitry allows an input video signal peak-to-peak range of 0 V to 1.0 V at the analog video input pins of the [ADV7281/ADV7281-M/ADV7281-MA](#). Alternatively, the AGC and clamp restore circuitry can be bypassed for manual settings.

AC coupling of the input video signals provides short-to-battery (STB) protection. In the [ADV7281](#) and [ADV7281-M](#), STB diagnostics can be performed on two input video signals.

The [ADV7281/ADV7281-M/ADV7281-MA](#) support a number of other functions, including 8-bit to 6-bit down dither mode and adaptive contrast enhancement (ACE).

The [ADV7281/ADV7281-M/ADV7281-MA](#) are programmed via a 2-wire, serial bidirectional port (I<sup>2</sup>C compatible) and are fabricated in a 1.8 V CMOS process. The monolithic CMOS construction of the [ADV7281/ADV7281-M/ADV7281-MA](#) ensures greater functionality with lower power dissipation.

The [ADV7281/ADV7281-M/ADV7281-MA](#) are rated over the -40°C to +105°C temperature range. This makes the [ADV7281/ADV7281-M/ADV7281-MA](#) ideal for automotive applications.

## ANALOG FRONT END (AFE)

The analog front end (AFE) of the [ADV7281/ADV7281-M/ADV7281-MA](#) comprises a single high speed, 10-bit ADC that digitizes the analog video signal before applying it to the standard definition processor (SDP). The AFE uses differential channels to the ADC to ensure high performance in mixed-signal applications and to enable differential CVBS inputs to be connected directly to the [ADV7281/ADV7281-M/ADV7281-MA](#).

The AFE also includes an input mux that enables multiple video signals to be applied to the [ADV7281/ADV7281-M/ADV7281-MA](#). The input mux allows

- Up to four composite video signals to be applied to the [ADV7281](#)
- Up to six composite video signals to be applied to the [ADV7281-M](#)
- Up to eight composite video signals to be applied to the [ADV7281-MA](#).

Current clamps are positioned in front of the ADC to ensure that the video signal remains within the range of the converter.

A resistor divider network is required before each analog input channel to ensure that the input signal is kept within the range of the ADC (see the Input Networks section). Fine clamping of the video signal is performed downstream by digital fine clamping within the [ADV7281/ADV7281-M/ADV7281-MA](#).

Table 12 lists the three ADC clock rates that are determined by the video input format to be processed. These clock rates ensure 4× oversampling per channel for CVBS, Y/C, and YPrPb modes.

**Table 12. ADC Clock Rates**

Input Format	ADC Clock Rate (MHz) <sup>1</sup>	Oversampling Rate per Channel
CVBS	57.27	4×
Y/C (S-Video)	114	4×
YPrPb	172	4×

<sup>1</sup> Based on a 28.63636 MHz crystal between the XTALP and XTALN pins.

The fully differential AFE of the [ADV7281/ADV7281-M/ADV7281-MA](#) provides inherent small and large signal noise rejection, improved electromagnetic interference (EMI) protection, and the ability to absorb ground bounce. Support is provided for both true differential and pseudo differential signals.

## STANDARD DEFINITION PROCESSOR (SDP)

The [ADV7281/ADV7281-M/ADV7281-MA](#) are capable of decoding a large selection of baseband video signals in composite (both single-ended and differential), S-Video, and component formats. The video standards supported by the video processor include

- PAL B, PAL D, PAL G, PAL H, PAL I, PAL M, PAL N, PAL Nc, PAL 60
- NTSC J, NTSC M, NTSC 4.43
- SECAM B, SECAM D, SECAM G, SECAM K, SECAM L

Using the standard definition processor (SDP), the [ADV7281/ADV7281-M/ADV7281-MA](#) can automatically detect the video standard and process it accordingly.

The [ADV7281/ADV7281-M/ADV7281-MA](#) have a five-line adaptive 2D comb filter that provides superior chrominance and luminance separation when decoding a composite video signal. This highly adaptive filter automatically adjusts its processing mode according to the video standard and signal quality without user intervention. Video user controls such as brightness, contrast, saturation, and hue are also available with the [ADV7281/ADV7281-M/ADV7281-MA](#).

The [ADV7281/ADV7281-M/ADV7281-MA](#) implement the patented Adaptive Digital Line Length Tracking (ADLLT™) algorithm to track varying video line lengths from sources such

as VCRs. ADLLT enables the [ADV7281/ADV7281-M/ADV7281-MA](#) to track and decode poor quality video sources such as VCRs and noisy sources from tuner outputs and camcorders. The [ADV7281/ADV7281-M/ADV7281-MA](#) contain a chroma transient improvement (CTI) processor that sharpens the edge rate of chroma transitions, resulting in sharper vertical transitions.

Adaptive contrast enhancement (ACE) offers improved visual detail using an algorithm that automatically varies contrast levels to enhance picture detail. ACE increases the contrast in dark areas of an image without saturating the bright areas of the image. This feature is particularly useful in automotive applications, where it can be important to discern objects in shaded areas.

Down dithering converts the output of the [ADV7281/ADV7281-M/ADV7281-MA](#) from an 8-bit to a 6-bit output, enabling ease of design for standard LCD panels.

The SDP can process a variety of VBI data services, such as closed captioning (CCAP), wide screen signaling (WSS), and copy generation management system (CGMS). VBI data is transmitted via the MIPI CSI-2 link as ancillary data packets.

The [ADV7281/ADV7281-M/ADV7281-MA](#) are fully Rovi® (Macrovision®) compliant; detection circuitry enables Type I, Type II, and Type III protection levels to be identified and reported to the user. The decoders are also fully robust to all Macrovision signal inputs.

## POWER SUPPLY SEQUENCING

### OPTIMAL POWER-UP SEQUENCE

The optimal power-up sequence for the [ADV7281/ADV7281-M/ADV7281-MA](#) is to first power up the 3.3 V  $D_{VDDIO}$  supply, followed by the 1.8 V supplies  $D_{VDD}$ ,  $P_{VDD}$ ,  $A_{VDD}$ , and  $M_{VDD}$ .  $M_{VDD}$  only applies to the [ADV7281-M/ADV7281-MA](#) models.

When powering up the [ADV7281/ADV7281-M/ADV7281-MA](#), follow these steps. During power-up, all supplies must adhere to the specifications listed in the Absolute Maximum Ratings section.

1. Assert the  $\overline{PWRDWN}$  and  $\overline{RESET}$  pins (pull the pins low).
2. Power up the  $D_{VDDIO}$  supply.
3. After  $D_{VDDIO}$  is fully asserted, power up the 1.8 V supplies.
4. After the 1.8 V supplies are fully asserted, pull the  $\overline{PWRDWN}$  pin high.
5. Wait 5 ms and then pull the  $\overline{RESET}$  pin high.
6. After all power supplies and the  $\overline{PWRDWN}$  and  $\overline{RESET}$  pins are powered up and stable, wait an additional 5 ms before initiating I<sup>2</sup>C communication with the [ADV7281/ADV7281-M/ADV7281-MA](#).

### SIMPLIFIED POWER-UP SEQUENCE

Alternatively, the [ADV7281/ADV7281-M/ADV7281-MA](#) can be powered up by asserting all supplies and the  $\overline{PWRDWN}$  and  $\overline{RESET}$  pins simultaneously. After this operation, perform a software reset, then wait 10 ms before initiating I<sup>2</sup>C communication with the [ADV7281/ADV7281-M/ADV7281-MA](#).

While the supplies are being established, care must be taken to ensure that a lower rated supply does not go above a higher rated supply level. During power-up, all supplies must adhere to the specifications listed in the Absolute Maximum Ratings section.

### POWER-DOWN SEQUENCE

The [ADV7281/ADV7281-M/ADV7281-MA](#) supplies can be deasserted simultaneously as long as  $D_{VDDIO}$  does not go below a lower rated supply.

### $D_{VDDIO}$ SUPPLY VOLTAGE

For correct operation of the [ADV7281-M/ADV7281-MA](#), the  $D_{VDDIO}$  supply must be from 2.97 V to 3.63 V.

The [ADV7281](#) can operate with a nominal  $D_{VDDIO}$  voltage of 1.8 V. In this case, apply the power-up sequences described previously. The only changes are that  $D_{VDDIO}$  is powered up to 1.8 V instead of 3.3 V, and the  $\overline{PWRDWN}$  and  $\overline{RESET}$  pins of the [ADV7281](#) are powered up to 1.8 V instead of 3.3 V.

Note that when the [ADV7281](#) operates with a nominal  $D_{VDDIO}$  voltage of 1.8 V, then drive strength of all digital outputs must be set to maximum.

Note that when  $D_{VDDIO}$  is 1.8 V, no pin of the [ADV7281](#) should be pulled up to 3.3 V. For example, the I<sup>2</sup>C pins of the [ADV7281](#) (SCLK and SDATA) should also be pulled up to 1.8 V instead of 3.3 V.



Figure 10. Optimal Power-Up Sequence



## INPUT NETWORKS

An input network (external resistor and capacitor circuit) is required on the  $A_{INX}$  input pins of the decoder. The components of the input network depend on the video format selected for the analog input.

### SINGLE-ENDED INPUT NETWORK

Figure 11 shows the input network to use on each  $A_{INX}$  input pin of the [ADV7281/ADV7281-M/ADV7281-MA](#) when any of the following video input formats is used:

- Single-ended CVBS
- YC (S-Video)
- YPrPb



Figure 11. Single-Ended Input Network

The 24  $\Omega$  and 51  $\Omega$  resistors supply the 75  $\Omega$  end termination required for the analog video input. These resistors also create a resistor divider with a gain of 0.68. The resistor divider attenuates the amplitude of the input analog video and scales the input to the ADC range of the [ADV7281/ADV7281-M/ADV7281-MA](#). This allows an input range to the [ADV7281/ADV7281-M/ADV7281-MA](#) of up to 1.47 V p-p. Note that amplifiers within the ADC restore the amplitude of the input signal so that signal-to-noise ratio (SNR) performance is maintained.

The 100 nF ac coupling capacitor removes the dc bias of the analog input video before it is fed into the  $A_{INX}$  pin of the [ADV7281/ADV7281-M/ADV7281-MA](#). The clamping circuitry within the [ADV7281/ADV7281-M/ADV7281-MA](#) restores the dc bias of the input signal to the optimal level before it is fed into the ADC of the [ADV7281/ADV7281-M/ADV7281-MA](#).

### DIFFERENTIAL INPUT NETWORK

Figure 12 shows the input network to use when differential CVBS video is input on the  $A_{INX}$  input pins of the [ADV7281/ADV7281-M/ADV7281-MA](#).



Figure 12. Differential Input Network

Fully differential video transmission involves transmitting two complementary CVBS signals. Pseudo differential video

transmission involves transmitting a CVBS signal and a source ground signal.

Differential video transmission has several key advantages over single-ended transmission, including the following:

- Inherent small signal and large signal noise rejection
- Improved EMI performance
- Ability to absorb ground bounce

Resistor R1 provides the RF end termination for the differential CVBS input lines. For a pseudo differential CVBS input, a value of 75  $\Omega$  is recommended for R1. For a fully differential CVBS input, a value of 150  $\Omega$  is recommended for R1.

The 1.3 k $\Omega$  and 430  $\Omega$  resistors create a resistor divider with a gain of 0.25. The resistor divider attenuates the amplitude of the input analog video, but increases the input common-mode range of the [ADV7281/ADV7281-M/ADV7281-MA](#) to 4 V p-p. Note that amplifiers within the ADC restore the amplitude of the input signal so that SNR performance is maintained.

The 100 nF ac coupling capacitor removes the dc bias of the analog input video before it is fed into the  $A_{INX}$  pin of the [ADV7281/ADV7281-M/ADV7281-MA](#). The clamping circuitry within the [ADV7281/ADV7281-M/ADV7281-MA](#) restores the dc bias of the input signal to the optimal level before it is fed into the ADC of the [ADV7281/ADV7281-M/ADV7281-MA](#).

The combination of the 1.3 k $\Omega$  and 430  $\Omega$  resistors and the 100 nF ac coupling capacitors limits the current flow into the [ADV7281/ADV7281-M/ADV7281-MA](#) during short-to-battery (STB) events (see the Short-to-Battery Protection section).

To achieve optimal performance, the 1.3 k $\Omega$  and 430  $\Omega$  resistors must be closely matched; that is, all 1.3 k $\Omega$  and 430  $\Omega$  resistors must have the same resistance tolerance, and this tolerance must be as low as possible.

### SHORT-TO-BATTERY PROTECTION

In differential mode, the [ADV7281/ADV7281-M/ADV7281-MA](#) are protected against short-to-battery (STB) events by the external 100 nF ac coupling capacitors (see Figure 12). The external input network resistors are sized to be large enough to reduce the current flow during an STB event but to be small enough not to effect the operation of the [ADV7281/ADV7281-M/ADV7281-MA](#).

Choose the power rating of the input network resistors to withstand the high voltages of STB events. Similarly, choose the breakdown voltage of the ac-coupling capacitors to be robust to STB events. The R1 resistor is protected because no current or limited current flows through it during an STB event.

The [ADV7281/ADV7281-M](#) provides two STB diagnostic pins that can be used to generate an interrupt when an STB event occurs. For more information, see the Short-to-Battery (STB) Diagnostics ([ADV7281/ADV7281-M Only](#)) section.

## INPUT CONFIGURATION

The input format of the [ADV7281-M/ADV7281-MA](#) is specified using the INSEL[4:0] bits (see Table 13). These bits also configure the SDP core to process CVBS, differential CVBS, Y/C (S-Video), or component (YPbPr) format. The INSEL[4:0] bits are located in the user sub map of the register space at Address 0x00[4:0]. For more information about the registers, see the Register Maps section.

The INSEL[4:0] bits specify predefined analog input routing schemes, eliminating the need for manual mux programming and allowing the user to route the various video signal types to the decoder. For example, if the CVBS input is selected, the remaining channels are powered down.

**Table 13. Input Format Specified by the INSEL[4:0] Bits**

INSEL[4:0] Bit Value	Video Format	Analog Inputs		
		ADV7281	ADV7281-M	ADV7281-MA
00000	CVBS	CVBS input on A <sub>IN1</sub>	CVBS input on A <sub>IN1</sub>	CVBS input on A <sub>IN1</sub>
00001	CVBS	CVBS input on A <sub>IN2</sub>	CVBS input on A <sub>IN2</sub>	CVBS input on A <sub>IN2</sub>
00010	CVBS	Reserved	CVBS input on A <sub>IN3</sub>	CVBS input on A <sub>IN3</sub>
00011	CVBS	Reserved	CVBS input on A <sub>IN4</sub>	CVBS input on A <sub>IN4</sub>
00100	CVBS	Reserved	Reserved	CVBS input on A <sub>IN5</sub>
00101	CVBS	Reserved	Reserved	CVBS input on A <sub>IN6</sub>
00110	CVBS	CVBS input on A <sub>IN3</sub>	CVBS input on A <sub>IN5</sub>	CVBS input on A <sub>IN7</sub>
00111	CVBS	CVBS input on A <sub>IN4</sub>	CVBS input on A <sub>IN6</sub>	CVBS input on A <sub>IN8</sub>
01000	Y/C (S-Video)	Y input on A <sub>IN1</sub> ; C input on A <sub>IN2</sub>	Y input on A <sub>IN1</sub> ; C input on A <sub>IN2</sub>	Y input on A <sub>IN1</sub> ; C input on A <sub>IN2</sub>
01001	Y/C (S-Video)	Reserved	Y input on A <sub>IN3</sub> ; C input on A <sub>IN4</sub>	Y input on A <sub>IN3</sub> ; C input on A <sub>IN4</sub>
01010	Y/C (S-Video)	Reserved	Reserved	Y input on A <sub>IN5</sub> ; C input on A <sub>IN6</sub>
01011	Y/C (S-Video)	Y input on A <sub>IN3</sub> ; C input on A <sub>IN4</sub>	Y input on A <sub>IN5</sub> ; C input on A <sub>IN6</sub>	Y input on A <sub>IN7</sub> ; C input on A <sub>IN8</sub>
01100	YPrPb	Reserved <sup>1</sup>	Y input on A <sub>IN1</sub> ; Pb input on A <sub>IN2</sub> ; Pr input on A <sub>IN3</sub>	Y input on A <sub>IN1</sub> ; Pb input on A <sub>IN2</sub> ; Pr input on A <sub>IN3</sub>
01101	YPrPb	Reserved <sup>1</sup>	Reserved	Y input on A <sub>IN4</sub> ; Pb input on A <sub>IN5</sub> ; Pr input on A <sub>IN6</sub>
01110	Differential CVBS	Positive input on A <sub>IN1</sub> ; Negative input on A <sub>IN2</sub>	Positive input on A <sub>IN1</sub> ; Negative input on A <sub>IN2</sub>	Positive input on A <sub>IN1</sub> ; Negative input on A <sub>IN2</sub>
01111	Differential CVBS	Reserved	Positive input on A <sub>IN3</sub> ; Negative input on A <sub>IN4</sub>	Positive input on A <sub>IN3</sub> ; Negative input on A <sub>IN4</sub>
10000	Differential CVBS	Reserved	Reserved	Positive input on A <sub>IN5</sub> ; Negative input on A <sub>IN6</sub>
10001	Differential CVBS	Positive input on A <sub>IN3</sub> ; Negative input on A <sub>IN4</sub>	Positive input on A <sub>IN5</sub> ; Negative input on A <sub>IN6</sub>	Positive input on A <sub>IN7</sub> ; Negative input on A <sub>IN8</sub>
10010 to 11111	Reserved	Reserved	Reserved	Reserved

<sup>1</sup> Note that it is possible for the [ADV7281](#) to receive YPbPr formats; however, a manual muxing scheme is required. In this case luma(Y) is fed in on A<sub>IN1</sub> or A<sub>IN3</sub>, blue chroma(Pb) is fed in on A<sub>IN4</sub> and red chroma (Pr) is fed in on A<sub>IN2</sub>.

## SHORT-TO-BATTERY (STB) DIAGNOSTICS (ADV7281/ADV7281-M ONLY)

The ADV7281/ADV7281-M senses an STB event via the DIAG1 and DIAG2 pins. The DIAG1 and DIAG2 pins can sense an STB event on either the positive or negative differential input because of the negligible voltage drop across Resistor R1.



Figure 13. Diagnostic Connections

Resistors R4 and R5 divide down the voltage at the input connector to protect the DIAGx pin from an STB event. The DIAGx pin circuitry compares this voltage to a programmable reference voltage, known as the diagnostic slice level. When the diagnostic slice level is exceeded, an STB event has occurred.

When the DIAGx pin voltage exceeds the diagnostic slice level voltage, a hardware interrupt is triggered and indicated by the  $\overline{\text{INTRQ}}$  pin. A readback register is also provided, which allows the user to determine the DIAGx pin on which the STB event occurred.

Use Equation 1 to find the trigger voltage for a selected diagnostic slice level.

$$V_{\text{STB\_TRIGGER}} = \frac{R5 + R4}{R5} \times \text{DIAGNOSTIC\_SLICE\_LEVEL} \quad (1)$$

where:

$V_{\text{STB\_TRIGGER}}$  is the minimum voltage required at the input connector to trigger the STB interrupt on the ADV7281/ADV7281-M.

$\text{DIAGNOSTIC\_SLICE\_LEVEL}$  is the programmable reference voltage.

### PROGRAMMING THE STB DIAGNOSTIC FUNCTION

By default, the STB diagnostic function is disabled on the ADV7281/ADV7281-M. To enable the diagnostic function, follow the instructions in this section.

#### DIAG1 Pin

**DIAG1\_SLICER\_PWRDN**, User Sub Map, Address 0x5D[6]

This bit powers up or powers down the diagnostic circuitry for the DIAG1 pin.

Table 14. DIAG1\_SLICER\_PWRDN Function

DIAG1_SLICER_PWRDN	Diagnostic Slice Level
0	Power up the diagnostic circuitry for the DIAG1 pin.
1 (default)	Power down the diagnostic circuitry for the DIAG1 pin.

**DIAG1\_SLICE\_LEVEL[2:0]**, User Sub Map, Address 0x5D[4:2]

The DIAG1\_SLICE\_LEVEL[2:0] bits allow the user to set the diagnostic slice level for the DIAG1 pin. When a voltage greater than the diagnostic slice level is seen on the DIAG1 pin, an STB interrupt is triggered.

In order for the diagnostic slice level to be set correctly, the diagnostic circuitry for the DIAG1 pin must be powered up (see Table 14).

Table 15. DIAG1\_SLICE\_LEVEL[2:0] Settings

DIAG1_SLICE_LEVEL[2:0]	Diagnostic Slice Level
000	75 mV
001	225 mV
010	375 mV
011 (default)	525 mV
100	675 mV
101	825 mV
110	975 mV
111	1.125 V

**DIAG2 Pin**

**DIAG2\_SLICER\_PWRDN, User Sub Map, Address 0x5E[6]**

This bit powers up or powers down the diagnostic circuitry for the DIAG2 pin.

**Table 16. DIAG2\_SLICER\_PWRDN Function**

DIAG2_SLICER_PWRDN	Diagnostic Slice Level
0	Power up the diagnostic circuitry for the DIAG2 pin.
1 (default)	Power down the diagnostic circuitry for the DIAG2 pin.

**DIAG2\_SLICE\_LEVEL[2:0], User Sub Map, Address 0x5E[4:2]**

The DIAG2\_SLICE\_LEVEL[2:0] bits allow the user to set the diagnostic slice level for the DIAG2 pin. When a voltage greater than the diagnostic slice level is seen on the DIAG2 pin, an STB interrupt is triggered.

In order for the diagnostic slice level to be set correctly, the diagnostic circuitry for the DIAG2 pin must be powered up (see Table 16).

**Table 17. DIAG2\_SLICE\_LEVEL[2:0] Settings**

DIAG2_SLICE_LEVEL[2:0]	Diagnostic Slice Level
000	75 mV
001	225 mV
010	375 mV
011 (default)	525 mV
100	675 mV
101	825 mV
110	975 mV
111	1.125 V

## ADAPTIVE CONTRAST ENHANCEMENT (ACE)

The [ADV7281/ADV7281-M/ADV7281-MA](#) can increase the contrast of an image depending on the content of the picture, allowing bright areas to be made brighter and dark areas to be made darker. The optional ACE feature enables the contrast within dark areas to be increased without significantly affecting the bright areas. The ACE feature is particularly useful in

automotive applications, where it can be important to discern objects in shaded areas.

The ACE function is disabled by default. To enable the ACE function, execute the register writes shown in Table 18. To disable the ACE function, execute the register writes shown in Table 19.

**Table 18. Register Writes to Enable the ACE Function**

Register Map	Register Address	Register Write	Description
User Sub Map (0x40 or 0x42)	0x0E	0x40	Enter User Sub Map 2
User Sub Map 2 (0x40 or 0x42)	0x80	0x80	Enable ACE
User Sub Map 2 (0x40 or 0x42)	0x0E	0x00	Reenter user sub map

**Table 19. Register Writes to Disable the ACE Function**

Register Map	Register Address	Register Write	Description
User Sub Map (0x40 or 0x42)	0x0E	0x40	Enter User Sub Map 2
User Sub Map 2 (0x40 or 0x42)	0x80	0x00	Disable ACE
User Sub Map 2 (0x40 or 0x42)	0x0E	0x00	Reenter user sub map

### ITU-R BT.656 Tx CONFIGURATION (ADV7281 ONLY)

The **ADV7281** receives analog video and outputs digital video according to the ITU-R BT.656 specification. The **ADV7281** outputs the ITU-R BT.656 video data stream over the P0 to P7 data pins and has a line-locked clock (LLC) pin.

Video data is output over the P0 to P7 pins in YCrCb 4:2:2 format. Synchronization signals are automatically embedded in the video data signal in accordance with the ITU-R BT.656 specification.

The LLC output is used to clock the output data on the P0 to P7 pins at a nominal frequency of 27 MHz.



Figure 14. ITU-R BT.656 Output Stage of the **ADV7281**

## MIPI CSI-2 OUTPUT

The decoder in the [ADV7281-M/ADV7281-MA](#) outputs an ITU-R BT.656 data stream. The ITU-R BT.656 data stream is connected into a CSI-2 Tx module. Data from the CSI-2 Tx module is fed into a D-PHY physical layer and output serially from the device.

The output of the [ADV7281-M/ADV7281-MA](#) consists of a single data channel on the D0P and D0N lanes and a clock channel on the CLKP and CLKN lanes.

Video data is output over the data lanes in high speed mode. The data lanes enter low power mode during the horizontal and vertical blanking periods.

The clock lanes are used to clock the output video. After the [ADV7281-M/ADV7281-MA](#) are programmed, the clock lanes exit low power mode and remain in high speed mode until the part is reset or powered down.

The [ADV7281-M/ADV7281-MA](#) output video data in an 8-bit YCrCb 4:2:2 format. The video data is output in an interlaced format at a nominal data rate of 216 Mbps.




Figure 15. MIPI CSI-2 Output Stage of the [ADV7281-M/ADV7281-MA](#)

## I<sup>2</sup>C PORT DESCRIPTION

The ADV7281/ADV7281-M/ADV7281-MA support a 2-wire, I<sup>2</sup>C-compatible serial interface. Two inputs, serial data (SDATA) and serial clock (SCLK), carry information between the ADV7281/ADV7281-M/ADV7281-MA and the system I<sup>2</sup>C master controller. The I<sup>2</sup>C port of the ADV7281/ADV7281-M/ADV7281-MA allows the user to set up and configure the decoder and to read back captured VBI data.

The ADV7281/ADV7281-M/ADV7281-MA have a number of possible I<sup>2</sup>C slave addresses and subaddresses (see the Register Maps section). The main map of the ADV7281/ADV7281-M/ADV7281-MA has four possible slave addresses for read and write operations, depending on the logic level of the ALSB pin (see Table 20).

**Table 20. Main Map I<sup>2</sup>C Address for the ADV7281-M/ADV7281-MA**

ALSB Pin	R/W Bit	Slave Address
0	0	0x40 (write)
0	1	0x41 (read)
1	0	0x42 (write)
1	1	0x43 (read)

The ALSB pin controls Bit 1 of the slave address. By changing the logic level of the ALSB pin, it is possible to control two ADV7281/ADV7281-M/ADV7281-MA devices in an application without using the same I<sup>2</sup>C slave address. The LSB (Bit 0) specifies either a read or write operation: Logic 1 corresponds to a read operation, and Logic 0 corresponds to a write operation.

To control the device on the bus, a specific protocol is followed.

1. The master initiates a data transfer by establishing a start condition, which is defined as a high to low transition on SDATA while SCLK remains high, and indicates that an address/data stream follows.
2. All peripherals respond to the start condition and shift the next eight bits (the 7-bit address plus the R/W bit). The bits are transferred from MSB to LSB.
3. The peripheral that recognizes the transmitted address responds by pulling the data line low during the ninth clock pulse; this is known as an acknowledge (ACK) bit.

4. All other devices withdraw from the bus and maintain an idle condition. In the idle condition, the device monitors the SDATA and SCLK lines for the start condition and the correct transmitted address.

The R/W bit determines the direction of the data. Logic 0 on the LSB of the first byte means that the master writes information to the peripheral. Logic 1 on the LSB of the first byte means that the master reads information from the peripheral.

The ADV7281/ADV7281-M/ADV7281-MA act as standard I<sup>2</sup>C slave devices on the bus. The data on the SDATA pin is eight bits long, supporting the 7-bit address plus the R/W bit. The device has subaddresses to enable access to the internal registers; therefore, it interprets the first byte as the device address and the second byte as the starting subaddress. The subaddresses auto-increment, allowing data to be written to or read from the starting subaddress. A data transfer is always terminated by a stop condition. The user can also access any unique subaddress register individually without updating all the registers.

Stop and start conditions can be detected at any stage during the data transfer. If these conditions are asserted out of sequence with normal read and write operations, they cause an immediate jump to the idle condition. During a given SCLK high period, the user should issue only one start condition, one stop condition, or a single stop condition followed by a single start condition. If an invalid subaddress is issued by the user, the ADV7281/ADV7281-M/ADV7281-MA do not issue an acknowledge and return to the idle condition.

If the highest subaddress is exceeded in auto-increment mode, one of the following actions is taken:

- In read mode, the register contents of the highest subaddress continue to be output until the master device issues a no acknowledge, which indicates the end of a read. A no acknowledge condition occurs when the SDATA line is not pulled low on the ninth pulse.
- In write mode, the data for the invalid byte is not loaded into a subaddress register. A no acknowledge is issued by the ADV7281/ADV7281-M/ADV7281-MA, and the part returns to the idle condition.



Figure 16. Bus Data Transfer



Figure 17. Read and Write Sequence



**REGISTER MAPS**

The ADV7281 contains a single main register map. The main register map contains three sub maps: user sub map, interrupt/VDP map, User Sub Map2.

The ADV7281-M/ADV7281-MA contain two register maps: the main register map and the CSI register map (see Figure 18). The main register map of the ADV7281-M/ADV7281-MA contains three sub maps in a similar manner as the ADV7281.

**Main Map**

The I<sup>2</sup>C slave address of the main map of the ADV7281-M/ADV7281-MA is set by the ALSB pin (see Table 20). The main map allows the user to program the I<sup>2</sup>C slave address of the CSI map. The main map contains three sub maps: the user sub map, the interrupt/VDP sub map, and User Sub Map 2. These three sub maps are accessed by writing to the SUB\_USR\_EN bits (Address 0x0E[6:5]) within the main map (see Figure 18 and Table 21).

**User Sub Map**

The user sub map contains registers that program the analog front end and digital core of the ADV7281-M/ADV7281-MA.

The user sub map has the same I<sup>2</sup>C slave address as the main map. To access the user sub map, set the SUB\_USR\_EN bits in the main map (Address 0x0E[6:5]) to 00.

**Interrupt/VDP Sub Map**

The interrupt/VDP sub map contains registers that can be used to program internal interrupts, control the INTRQ pin, and decode vertical blanking interval (VBI) data.

The interrupt/VDP sub map has the same I<sup>2</sup>C slave address as the main map. To access the interrupt/VDP sub map, set the SUB\_USR\_EN bits in the main map (Address 0x0E[6:5]) to 01.

**User Sub Map 2**

User Sub Map 2 contains registers that control the ACE, down dither, and fast lock functions. It also contains controls that set the acceptable input luma and chroma limits before the ADV7281-M/ADV7281-MA enter free run and color kill modes.

User Sub Map 2 has the same I<sup>2</sup>C slave address as the main map. To access User Sub Map 2, set the SUB\_USR\_EN bits in the main map (Address 0x0E[6:5]) to 10.



NOTES  
1. CSI MAP ONLY APPLIES TO THE ADV7281-M/ADV7281-MA MODELS.

Figure 18. Register Map and Sub Map Access

11633014

Table 21. I<sup>2</sup>C Register Map and Sub Map Addresses

ALSB Pin	R/W Bit	Slave Address	SUB_USR_EN Bits (Address 0x0E[6:5])	Register Map or Sub Map
0	0 (write)	0x40	00	User sub map
0	1 (read)	0x41	00	User sub map
0	0 (write)	0x40	01	Interrupt/VDP sub map
0	1 (read)	0x41	01	Interrupt/VDP sub map
0	0 (write)	0x40	10	User Sub Map 2
0	1 (read)	0x41	10	User Sub Map 2
1	0 (write)	0x42	00	User sub map
1	1 (read)	0x43	00	User sub map
1	0 (write)	0x42	01	Interrupt/VDP sub map
1	1 (read)	0x43	01	Interrupt/VDP sub map
1	0 (write)	0x42	10	User Sub Map 2
1	1 (read)	0x43	10	User Sub Map 2
X <sup>1</sup>	0 (write)	0x88	XX <sup>1</sup>	CSI map (ADV7281-M/ADV7281-MA only)
X <sup>1</sup>	1 (read)	0x89	XX <sup>1</sup>	CSI map (ADV7281-M/ADV7281-MA only)

<sup>1</sup> X and XX mean don't care.

**CSI Map (ADV7281-M/ADV7281-MA)**

The CSI map contains registers that control the MIPI CSI-2 output stream from the [ADV7281-M/ADV7281-MA](#).

The CSI map has a programmable I<sup>2</sup>C slave address, which is programmed using Register 0xFE in the user sub map of the main map. The default value for the CSI map address is 0x00; however, the CSI map cannot be accessed until the I<sup>2</sup>C slave address is reset. The recommended I<sup>2</sup>C slave address for the CSI map is 0x88.

To reset the I<sup>2</sup>C slave address of the CSI map, write to the CSI\_TX\_SLAVE\_ADDRESS[7:1] bits in the main register map (Address 0xFE[7:1]). Set these bits to a value of 0x88 (I<sup>2</sup>C write address; I<sup>2</sup>C read address is 0x89).

**SUB\_USR\_EN Bits, Address 0x0E[6:5]**

The [ADV7281-M/ADV7281-MA](#) main map contains three sub maps: the user sub map, the interrupt/VDP sub map, and User Sub Map 2 (see Figure 18). The user sub map is available by default. The other two sub maps are accessed using the SUB\_USR\_EN bits. When programming of the interrupt/VDP map or User Sub Map 2 is completed, it is necessary to write to the SUB\_USR\_EN bits to return to the user sub map.

## PCB LAYOUT RECOMMENDATIONS

The [ADV7281/ADV7281-M/ADV7281-MA](#) are high precision, high speed, mixed-signal devices. To achieve maximum performance from the parts, it is important to use a well-designed PCB. This section provides guidelines for designing a PCB for use with the [ADV7281/ADV7281-M/ADV7281-MA](#).

### ANALOG INTERFACE INPUTS

When routing the analog interface inputs on the PCB, keep track lengths to a minimum. Use 75  $\Omega$  trace impedances when possible; trace impedances other than 75  $\Omega$  increase the chance of reflections.

### POWER SUPPLY DECOUPLING

It is recommended that each power supply pin be decoupled with 100 nF and 10 nF capacitors. The basic principle is to place a decoupling capacitor within approximately 0.5 cm of each power pin. Avoid placing the decoupling capacitors on the opposite side of the PCB from the [ADV7281/ADV7281-M/ADV7281-MA](#) because doing so introduces inductive vias in the path.

Place the decoupling capacitors between the power plane and the power pin. Current should flow from the power plane to the capacitor and then to the power pin. Do not apply the power connection between the capacitor and the power pin. The best approach is to place a via near, or beneath, the decoupling capacitor pads down to the power plane (see Figure 19).



Figure 19. Recommended Power Supply Decoupling

It is especially important to maintain low noise and good stability for the  $P_{VDD}$  pin. Careful attention must be paid to regulation, filtering, and decoupling. It is highly desirable to provide separate regulated supplies for each circuit group  $A_{VDD}$ ,  $D_{VDD}$ ,  $D_{VDDIO}$ ,  $P_{VDD}$ , and  $M_{VDD}$ .  $M_{VDD}$  only applies to the [ADV7281-M/ADV7281-MA](#) models.

Some graphic controllers use substantially different levels of power when active (during active picture time) and when idle (during horizontal and vertical sync periods). This disparity can result in a measurable change in the voltage supplied to the analog supply regulator, which can, in turn, produce changes in the regulated analog supply voltage. This problem can be mitigated by regulating the analog supply, or at least the  $P_{VDD}$  supply, from a different, cleaner power source, for example, from a 12 V supply.

Using a single ground plane for the entire board is also recommended. Experience has shown that the noise performance is the same or better with a single ground plane. Using multiple ground planes can be detrimental because each separate ground plane is smaller, and long ground loops can result.

### VREFN AND VREFP PINS

Place the circuit associated with the VREFN and VREFP pins as close as possible to the [ADV7281/ADV7281-M/ADV7281-MA](#) and on the same side of the PCB as the part.

### DIGITAL OUTPUTS

The [ADV7281](#) digital outputs are  $\overline{\text{INTRQ}}$ , LLC, P0:P7. The [ADV7281-M/ADV7281-MA](#) are INTRQ, GPO0 to GPO2.

Minimize the trace length that the digital outputs must drive. Longer traces have higher capacitance, requiring more current and, in turn, causing more internal digital noise. Shorter traces reduce the possibility of reflections.

Adding a 30  $\Omega$  to 50  $\Omega$  series resistor can suppress reflections, reduce EMI, and reduce current spikes inside the [ADV7281/ADV7281-M/ADV7281-MA](#). If series resistors are used, place them as close as possible to the pins of the [ADV7281/ADV7281-M/ADV7281-MA](#). However, try not to add vias or extra length to the output trace in an attempt to place the resistors closer.

If possible, limit the capacitance that each digital output must drive to less than 15 pF. This recommendation can be easily accommodated by keeping traces short and by connecting the outputs to only one device. Loading the outputs with excessive capacitance increases the current transients inside the [ADV7281/ADV7281-M/ADV7281-MA](#), creating more digital noise on the power supplies.

**EXPOSED METAL PAD**

The [ADV7281/ADV7281-M/ADV7281-MA](#) have an exposed metal pad on the bottom of the package. This pad must be soldered to ground. The exposed pad is used for proper heat dissipation, noise suppression, and mechanical strength.

**DIGITAL INPUTS**

The digital inputs of the [ADV7281/ADV7281-M/ADV7281-MA](#) are designed to work with 1.8 V signals (3.3 V for  $D_{VDDIO}$ ) and are not tolerant of 5 V signals. Extra components are required if 5 V logic signals must be applied to the decoder.

**MIPI OUTPUTS (D0P, D0N, CLKP, CLKN)  
ADV7281-M/ADV7281-MA ONLY**

It is recommended that the MIPI output traces be kept as short as possible and on the same side of the PCB as the [ADV7281-M/ADV7281-MA](#) device. It is also recommended that a solid plane (preferably a ground plane) be placed on the layer adjacent to the MIPI traces to provide a solid reference plane.

MIPI transmission operates in both differential and single-ended modes. During high speed transmission, the pair of outputs operates in differential mode; in low power mode, the pair operates as two independent single-ended traces. Therefore, it is recommended that each output pair be routed as two loosely coupled 50  $\Omega$  single-ended traces to reduce the risk of crosstalk between the two traces in low power mode.

# TYPICAL CIRCUIT CONNECTIONS

Figure 20 provides an example of how to connect the [ADV7281](#). For detailed schematics of the [ADV7281](#) evaluation board, contact a local Analog Devices, Inc., field applications engineer or an Analog Devices distributor.



Figure 20. Typical Connection Diagram, [ADV7281](#)

11633-203

Figure 21 provides an example of how to connect the **ADV7281-M**. For detailed schematics of the **ADV7281-M** evaluation board, contact a local Analog Devices, Inc., field applications engineer or an Analog Devices distributor.




Figure 21. Typical Connection Diagram, **ADV7281-M**


11633-115

Figure 22 provides an example of how to connect the [ADV7281-MA](#). For detailed schematics of the [ADV7281-MA](#) evaluation board, contact a local Analog Devices field applications engineer or an Analog Devices distributor.



Figure 22. Typical Connection Diagram, [ADV7281-MA](#)

OUTLINE DIMENSIONS



\*COMPLIANT TO JEDEC STANDARDS MO-220-WHHD-5 WITH THE EXCEPTION OF THE EXPOSED PAD DIMENSION.  
 Figure 23. 32-Lead Lead Frame Chip Scale Package [LFCSP\_WQ]  
 5 mm x 5 mm Body, Very Very Thin Quad (CP-32-12)  
 Dimensions shown in millimeters

08-16-2010-B

ORDERING GUIDE

Model <sup>1,2</sup>	Temperature Range	Package Description	Package Option
ADV7281WBCPZ	-40°C to +105°C	32-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-32-12
ADV7281WBCPZ-RL	-40°C to +105°C	32-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-32-12
ADV7281WBCPZ-M	-40°C to +105°C	32-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-32-12
ADV7281WBCPZ-M-RL	-40°C to +105°C	32-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-32-12
ADV7281WBCPZ-MA	-40°C to +105°C	32-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-32-12
ADV7281WBCPZ-MA-RL	-40°C to +105°C	32-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-32-12
EVAL-ADV7281EBZ		Evaluation Board for the <a href="#">ADV7281</a>	
EVAL-ADV7281MEBZ		Evaluation Board for the <a href="#">ADV7281-M</a>	
EVAL-ADV7281MAEBZ		Evaluation Board for the <a href="#">ADV7281-MA</a>	

<sup>1</sup> Z = RoHS Compliant Part.  
<sup>2</sup> W = Qualified for Automotive Applications.

AUTOMOTIVE PRODUCTS

The [ADV7281W](#) models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

I<sup>2</sup>C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).



Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

Мы предлагаем:

- Конкурентоспособные цены и скидки постоянным клиентам.
- Специальные условия для постоянных клиентов.
- Подбор аналогов.
- Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.
- Приемлемые сроки поставки, возможна ускоренная поставка.
- Доставку товара в любую точку России и стран СНГ.
- Комплексную поставку.
- Работу по проектам и поставку образцов.
- Формирование склада под заказчика.
- Сертификаты соответствия на поставляемую продукцию (по желанию клиента).
- Тестирование поставляемой продукции.
- Поставку компонентов, требующих военную и космическую приемку.
- Входной контроль качества.
- Наличие сертификата ISO.

В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- Регистрацию проекта у производителя компонентов.
- Техническую поддержку проекта.
- Защиту от снятия компонента с производства.
- Оценку стоимости проекта по компонентам.
- Изготовление тестовой платы монтаж и пусконаладочные работы.



Тел: +7 (812) 336 43 04 (многоканальный)  
Email: [org@lifeelectronics.ru](mailto:org@lifeelectronics.ru)