











**TPS706** SBVS245A - OCTOBER 2014-REVISED MARCH 2015

# TPS706 150-mA, 6.5-V, 1-µA I<sub>Q</sub> Voltage Regulators with Enable

#### **Features**

Input Voltage Range: 2.7 V to 6.5 V

Ultralow Io: 1 µA

**Reverse Current Protection** 

Low I<sub>SHDN</sub>: 150 nA

Supports 200-mA Peak Output

Low Dropout: 245 mV at 50 mA

2% Accuracy Over Temperature

Available in Fixed-Output Voltages: 1.2 V to 5 V

Thermal Shutdown and Overcurrent Protection

Packages: SOT-23-5, WSON-6

## **Applications**

- **Smartphones and Tablets**
- Portable and Battery-Powered Applications
- Camera Modules
- Set-Top Boxes
- Wearables
- Solid State Drives
- Medical Equipment

## 3 Description

The TPS706 series of linear voltage regulators are ultralow, quiescent current devices designed for power-sensitive applications. A precision band-gap and error amplifier provides 2% accuracy over temperature. Quiescent current of only 1 µA makes these devices ideal solutions for battery-powered, always-on systems that require very little idle-state power dissipation. These devices have thermalcurrent-limit, reverse-current shutdown, and protection for added safety.

These regulators can be put into shutdown mode by pulling the EN pin low. The shutdown current in this mode goes down to 150 nA, typical.


The TPS706 series is available in WSON-6 and SOT-23-5 packages.

#### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TPS706	SOT-23 (5)	2.90 mm × 1.60 mm	
	WSON (6)	2.00 mm × 2.00 mm	

(1) For all available packages, see the orderable addendum at the end of the datasheet.

## **Typical Application Circuit**



## **GND Current vs V<sub>IN</sub> and Temperature**





T	้ล	h	ما	Ωf	Co	nte	nts
	а	v		VI.			116

1	Features 1		7.3 Feature Description	11
2	Applications 1		7.4 Device Functional Modes	13
3	Description 1	8	Application and Implementation	14
4	Revision History2		8.1 Application Information	14
5	Pin Configuration and Functions		8.2 Typical Application	15
6	Specifications4	9	Power Supply Recommendations	15
•	6.1 Absolute Maximum Ratings	10	Layout	16
	6.2 ESD Ratings		10.1 Layout Guidelines	
	6.3 Recommended Operating Conditions		10.2 Layout Examples	18
	6.4 Thermal Information	11	Device and Documentation Support	19
	6.5 Electrical Characteristics 5		11.1 Device Support	
	6.6 Timing Requirements		11.2 Documentation Support	19
	6.7 Typical Characteristics		11.3 Trademarks	19
7	Detailed Description 11		11.4 Electrostatic Discharge Caution	19
•	7.1 Overview		11.5 Glossary	19
	7.2 Functional Block Diagram	12	Mechanical, Packaging, and Orderable Information	19


## 4 Revision History


Changes from Ori	iginal (October	2014) to F	Pevision A

Page



## 5 Pin Configuration and Functions





#### **Pin Functions**

	PIN			
	N	0.	1/0	DESCRIPTION
NAME	DRV	DBV		
EN	4	3	I	Enable pin. Driving this pin high enables the device. Driving this pin low puts the device into low current shutdown. This pin can be left floating to enable the device. The maximum voltage must remain below 6.5 V.
GND	3	2	_	Ground
IN	6	1	I	Unregulated input to the device
NC	2, 5	4	_	No internal connection
OUT	1	5	0	Regulated output voltage. Connect a small 2.2-µF or greater ceramic capacitor from this pin to ground to assure stability.
Thermal pad —		_	The thermal pad is electrically connected to the GND node. Connect to the GND plane for improved thermal performance.	

Copyright © 2014–2015, Texas Instruments Incorporated



## 6 Specifications

## 6.1 Absolute Maximum Ratings

specified at  $T_1 = -40$ °C to 125°C, unless otherwise noted; all voltages are with respect to GND<sup>(1)</sup>

		MIN	MAX	UNIT	
	V <sub>IN</sub>	-0.3	7	V	
Voltage	V <sub>EN</sub>	-0.3	7	V	
	V <sub>OUT</sub>	-0.3	7	V	
Maximum output current	I <sub>OUT</sub>		Internally limited		
Output short-circuit duration			Indefinite		
Continuous total power dissipation	P <sub>DISS</sub>	Se	See Thermal Information		
Junction temperature, T <sub>J</sub>		-55	_55 150 °C		
Storage temperature, T <sub>stg</sub>		<b>-55</b>	_55 150 °C		

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Flootroptotic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 2-kV HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{IN}$	Input voltage	2.7		6.5	V
$V_{OUT}$	Output voltage	1.2		5	V
I <sub>OUT</sub>	Output current	0		150	mA
$V_{EN}$	Enable voltage	0		6.5	V
C <sub>IN</sub>	Input capacitor	0	1		μF
C <sub>OUT</sub>	Output capacitor	2	2.2	47	μF
TJ	Operating junction temperature	-40		125	°C

## 6.4 Thermal Information

		TPS	TPS706		
	THERMAL METRIC <sup>(1)</sup>	DBV	DRV	UNIT	
		5 PINS	6 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	212.1	73.1		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	78.5	97.0		
$R_{\theta JB}$	Junction-to-board thermal resistance	39.5	42.6	90044	
Ψлт	Junction-to-top characterization parameter	2.86	2.9	°C/W	
ΨЈВ	Junction-to-board characterization parameter	38.7	42.9		
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	12.8		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: TPS706

<sup>2)</sup> JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process.



## 6.5 Electrical Characteristics

At  $T_J = -40^{\circ}C$  to 125°C,  $V_{IN} = V_{OUT(nom)} + 1$  V or 2.7 V (whichever is greater),  $I_{OUT} = 1$  mA,  $V_{EN} = 2$  V, and  $C_{IN} = C_{OUT} = 2.2 - \mu F$ ceramic, unless otherwise noted. Typical values are at  $T_1 = 25$ °C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage range		2.7		6.5	V
V <sub>OUT</sub>	Output voltage range		1.2		5.0	V
	DO	V <sub>OUT</sub> < 3.3 V	-2%		2%	
V <sub>OUT(accuracy)</sub>	DC output accuracy	$V_{OUT} \ge 3.3 \text{ V, } T_{J} = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	-1%		1%	
	Line regulation	$(V_{OUT(nom)} + 1 \text{ V}, 2.7 \text{ V}) \le V_{IN} \le 6.5 \text{ V}$		3	10	mV
$\Delta V_{OUT}$	Load regulation	$V_{IN} = V_{OUT(nom)} + 1.5 \text{ V or } 3 \text{ V (whichever is greater)}, 100 \ \mu\text{A} \le I_{OUT} \le 150 \ \text{mA}$		20	50	mV
$V_{DO}$	D	2.8 V ≤ V <sub>OUT</sub> ≤ 3.3 V, I <sub>OUT</sub> = 50 mA		295	650	mV
V <sub>DO</sub>	Dropout voltage (1)(2)	2.8 V ≤ V <sub>OUT</sub> ≤ 3.3 V, I <sub>OUT</sub> = 150 mA		975	1540	mV
I <sub>(CL)</sub>	Output current limit (3)	$V_{OUT} = 0.9 \times V_{OUT(nom)}$	200	320	500	mA
I <sub>GND</sub>	Cuernad min arrana	I <sub>OUT</sub> = 0 mA, V <sub>OUT</sub> ≤ 3.3 V		1.3	2.55	μA
	Ground pin current	I <sub>OUT</sub> = 150 mA		350		μΑ
I <sub>SHDN</sub>	Shutdown current	$V_{EN} \le 0.4 \text{ V}, V_{IN} = 2.7 \text{ V}$		150		nA
	Power-supply rejection ratio	f = 10 Hz		80		dB
PSRR		f = 100 Hz		62		dB
		f = 1 kHz		52		dB
V <sub>n</sub>	Output noise voltage	BW = 10 Hz to 100 kHz, $I_{OUT}$ = 10 mA, $V_{IN}$ = 2.7 V, $V_{OUT}$ = 1.2 V		190		$\mu V_{RMS}$
	Enable pin high (enabled)		0.9			V
$V_{EN(HI)}$	Enable pin high (disabled)		0		0.4	V
I <sub>EN</sub>	EN pin current	EN = 1.0 V, V <sub>IN</sub> = 5.5 V		300		nA
	Reverse current (flowing out of IN pin)	V <sub>OUT</sub> = 3 V, V <sub>IN</sub> = V <sub>EN</sub> = 0 V		10		nA
I <sub>REV</sub>	Reverse current (flowing into OUT pin)	V <sub>OUT</sub> = 3 V, V <sub>IN</sub> = V <sub>EN</sub> = 0 V		100		nA
<b>-</b>	Thermal shutdown	Shutdown, temperature increasing		158		°C
T <sub>SD</sub>	temperature	Reset, temperature decreasing		140		°C
TJ	Operating junction temperature		-40		125	°C

## 6.6 Timing Requirements

At  $T_J = -40^{\circ}\text{C}$  to 125°C,  $V_{IN} = V_{OUT(nom)} + 1$  V or 2.7 V (whichever is greater),  $R_L = 47~\Omega$ ,  $V_{EN} = 2$  V, and  $C_{IN} = C_{OUT} = 2.2 - \mu\text{F}$  ceramic, unless otherwise noted. Typical values are at  $T_J = 25^{\circ}\text{C}$ .

PARAMETER		MIN	TYP	MAX	UNIT	
t <sub>STR</sub> Start-up time <sup>(1)</sup>	Start up time (1)	$V_{OUT(nom)} \le 3.3 \text{ V}$		200	600	μs
	Start-up time (1)	V <sub>OUT</sub> > 3.3 V		500	1500	μs

Product Folder Links: TPS706


(1) Startup time = time from EN assertion to 0.95  $\times$  V<sub>OUT(nom)</sub> and load = 47  $\Omega$ .

 $V_{DO}$  is measured with  $V_{IN} = 0.98 \times V_{OUT(nom)}$ . Dropout is only valid when  $V_{OUT} \ge 2.8 \text{ V}$  because of the minimum input voltage limits. Measured with  $V_{IN} = V_{OUT} + 3 \text{ V}$  for  $V_{OUT} \le 2.5 \text{ V}$ . Measured with  $V_{IN} = V_{OUT} + 2.5 \text{ V}$  for  $V_{OUT} > 2.5 \text{ V}$ .

# TEXAS INSTRUMENTS

## 6.7 Typical Characteristics

Over operating temperature range ( $T_J = -40^{\circ}\text{C}$  to 125°C),  $I_{OUT} = 10$  mA,  $V_{EN} = 2$  V,  $C_{OUT} = 2.2$   $\mu\text{F}$ , and  $V_{IN} = V_{OUT(nom)} + 1$  V or 2.7 V (whichever is greater), unless otherwise noted. Typical values are at  $T_{IJ} = 25^{\circ}\text{C}$ .




Submit Documentation Feedback

Copyright © 2014–2015, Texas Instruments Incorporated



Over operating temperature range ( $T_J = -40^{\circ}C$  to 125°C),  $I_{OUT} = 10$  mA,  $V_{EN} = 2$  V,  $C_{OUT} = 2.2$   $\mu F$ , and  $V_{IN} = V_{OUT(nom)} + 1$  V or 2.7 V (whichever is greater), unless otherwise noted. Typical values are at  $T_J = 25^{\circ}C$ .




Submit Documentation Feedback

Figure 12. Power-Supply Rejection Ratio vs Frequency

Figure 11. Shutdown Current vs V<sub>IN</sub> and Temperature



Over operating temperature range ( $T_J = -40^{\circ}C$  to 125°C),  $I_{OUT} = 10$  mA,  $V_{EN} = 2$  V,  $C_{OUT} = 2.2$   $\mu F$ , and  $V_{IN} = V_{OUT(nom)} + 1$  V or 2.7 V (whichever is greater), unless otherwise noted. Typical values are at  $T_J = 25^{\circ}C$ .




Submit Documentation Feedback

Copyright © 2014–2015, Texas Instruments Incorporated




Over operating temperature range ( $T_J = -40^{\circ}\text{C}$  to 125°C),  $I_{OUT} = 10$  mA,  $V_{EN} = 2$  V,  $C_{OUT} = 2.2$   $\mu\text{F}$ , and  $V_{IN} = V_{OUT(nom)} + 1$  V or 2.7 V (whichever is greater), unless otherwise noted. Typical values are at  $T_J = 25^{\circ}\text{C}$ .



Copyright © 2014–2015, Texas Instruments Incorporated



Over operating temperature range ( $T_J = -40^{\circ}C$  to 125°C),  $I_{OUT} = 10$  mA,  $V_{EN} = 2$  V,  $C_{OUT} = 2.2$   $\mu F$ , and  $V_{IN} = V_{OUT(nom)} + 1$  V or 2.7 V (whichever is greater), unless otherwise noted. Typical values are at  $T_J = 25^{\circ}C$ .



Submit Documentation Feedback

Copyright © 2014–2015, Texas Instruments Incorporated

Channel 1 =  $V_{IN}$ , channel 2 =  $V_{OUT}$ ,  $I_{OUT}$  = 150 mA, TPS70633 Figure 29. Power-Up and Power-Down Response




## 7 Detailed Description

#### 7.1 Overview

The TPS706 series are ultralow quiescent current, low-dropout (LDO) linear regulators. The TPS706 offers reverse current protection to block any discharge current from the output into the input. The TPS706 also features current limit and thermal shutdown for reliable operation.

#### 7.2 Functional Block Diagram



## 7.3 Feature Description

#### 7.3.1 Undervoltage Lockout (UVLO)

The TPS706 uses an undervoltage lockout (UVLO) circuit to keep the output shut off until the internal circuitry operates properly.

#### 7.3.2 Shutdown

The enable pin (EN) is active high. Enable the device by forcing the EN pin to exceed  $V_{EN(HI)}$  (0.9 V, minimum). Turn off the device by forcing the EN pin to drop below 0.4 V. If shutdown capability is not required, connect EN to IN.

#### 7.3.3 Reverse Current Protection

The TPS706 has integrated reverse current protection. Reverse current protection prevents the flow of current from the OUT pin to the IN pin when output voltage is higher than input voltage. The reverse current protection circuitry places the power path in high impedance when the output voltage is higher than the input voltage. This setting reduces leakage current from the output to the input to 10 nA, typical. The reverse current protection is always active regardless of the enable pin logic state or if the OUT pin voltage is greater than 1.8 V. Reverse current can flow if the output voltage is less than 1.8 V and if input voltage is less than the output voltage.

If voltage is applied to the input pin, then the maximum voltage that can be applied to the OUT pin is the lower of three times the nominal output voltage or 6.5 V. For example, if the 1.2-V output voltage version is used, then the maximum reverse bias voltage that can be applied to the OUT pin is 3.6 V. If the 3.3-V output voltage version is used, then the maximum reverse bias voltage that can be applied to the OUT pin is 6.5 V.

Copyright © 2014–2015, Texas Instruments Incorporated



## **Feature Description (continued)**

#### 7.3.4 Internal Current Limit

The TPS706 internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. In such a case, the output voltage is not regulated, and can be measured as  $(V_{OUT} = I_{LIMIT} \times R_{LOAD})$ . The PMOS pass transistor dissipates  $[(V_{IN} - V_{OUT}) \times I_{LIMIT}]$  until a thermal shutdown is triggered and the device turns off. When cool, the device is turned on by the internal thermal shutdown circuit. If the fault condition continues, the device cycles between current limit and thermal shutdown; see the *Thermal Information* section for more details.

The TPS706 is characterized over the recommended operating output current range up to 150 mA. The internal current limit begins to limit the output current at a minimum of 200 mA of output current.

#### 7.3.5 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 158°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit can cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, limit junction temperature to 125°C, maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection must trigger at least 35°C above the maximum expected ambient condition of the particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The TPS706 internal protection circuitry is designed to protect against overload conditions. This circuitry is not intended to replace proper heatsinking. Continuously running the TPS706 into thermal shutdown degrades device reliability.



#### 7.4 Device Functional Modes

#### 7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is at least as high as V<sub>IN(min)</sub>.
- The input voltage is greater than the nominal output voltage added to the dropout voltage.
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold.
- The output current is less than the current limit.
- The device junction temperature is less than the maximum specified junction temperature.

## 7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode of operation, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in the linear region and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

#### 7.4.3 Disabled

The device is disabled under the following conditions:

- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

Table 1 shows the conditions that lead to the different modes of operation.

**Table 1. Device Functional Mode Comparison** 

ODERATING MODE	PARAMETER					
OPERATING MODE	V <sub>IN</sub>	V <sub>EN</sub>	I <sub>OUT</sub>	T <sub>J</sub>		
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{EN} > V_{EN(HI)}$	I <sub>OUT</sub> < I <sub>LIM</sub>	T <sub>J</sub> < 125°C		
Dropout mode	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(HI)}$	_	T <sub>J</sub> < 125°C		
Disabled mode (any true condition disables the device)	_	$V_{EN} < V_{EN(low)}$	_	T <sub>J</sub> > 158°C		

Product Folder Links: TPS706



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TPS706 consumes low quiescent current and delivers excellent line and load transient performance. This performance, combined with low noise and good PSRR with little  $(V_{IN} - V_{OUT})$  headroom, makes these devices ideal for RF portable applications, current limit, and thermal protection. The TPS706 devices are specified from  $-40^{\circ}$ C to 125°C.

## 8.1.1 Input and Output Capacitor Considerations

The TPS706 devices are stable with output capacitors with an effective capacitance of 2.0  $\mu$ F or greater for output voltages below 1.5 V. For output voltages equal or greater than 1.5 V, the minimum effective capacitance for stability is 1.5  $\mu$ F. The maximum capacitance for stability is 47  $\mu$ F. The equivalent series resistance (ESR) of the output capacitor must be between 0  $\Omega$  and 0.2  $\Omega$  for stability.

The effective capacitance is the minimum capacitance value of a capacitor after taking into account variations resulting from tolerances, temperature, and dc bias effects. X5R- and X7R-type ceramic capacitors are recommended because these capacitors have minimal variation in value and ESR over temperature.

Although an input capacitor is not required for stability, good analog design practice is to connect a 0.1-μF to 2.2-μF capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple rejection, and PSRR.

## 8.1.2 Dropout Voltage

The TPS706 uses a PMOS pass transistor to achieve low dropout. When  $(V_{IN} - V_{OUT})$  is less than the dropout voltage  $(V_{DO})$ , the PMOS pass device is in the linear region of operation and the input-to-output resistance is the  $R_{DS(ON)}$  of the PMOS pass element.  $V_{DO}$  approximately scales with the output current because the PMOS device functions like a resistor in dropout.

The ground pin current of many linear voltage regulators increases substantially when the device is operated in dropout. This increase in ground pin current while operating in dropout can be several orders of magnitude larger than when the device is not in dropout. The TPS706 employs a special control loop that limits the increase in ground pin current while operating in dropout. This functionality allows for the most efficient operation while in dropout conditions that can greatly increase battery run times.

#### 8.1.3 Transient Response

As with any regulator, increasing the output capacitor size reduces over- and undershoot magnitude, but increases transient response duration.

Product Folder Links: TPS706



## 8.2 Typical Application




Figure 30. 3.3-V, Low-IQ Rail

## 8.2.1 Design Requirements

Table 2 summarizes the design requirements for Figure 30.

Table 2. Design Requirements for a 3.3-V, Low-I<sub>Q</sub> Rail Application


PARAMETER	DESIGN SPECIFICATION
V <sub>IN</sub>	4.3 V
V <sub>OUT</sub>	3.3 V
I <sub>(IN)</sub> (no load)	< 5 µA
I <sub>OUT</sub> (max)	150 mA

#### 8.2.2 Detailed Design Procedure

Select a 2.2-µF, 10-V X7R output capacitor to satisfy the minimum output capacitance requirement with a 3.3-V dc bias.

Select a 1.0-µF, 6.3-V X7R input capacitor to provide input noise filtering and eliminate high-frequency voltage transients.

#### 8.2.3 Application Curves



## 9 Power Supply Recommendations

This device is designed to operate with an input supply range of 2.7 V to 6.5 V. The input voltage range must provide adequate headroom in order for the device to have a regulated output. This input supply must be well-regulated and stable. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

Copyright © 2014–2015, Texas Instruments Incorporated



## 10 Layout

#### 10.1 Layout Guidelines

## 10.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

Input and output capacitors must be placed as close to the device pins as possible. To improve ac performance (such as PSRR, output noise, and transient response), TI recommends that the board be designed with separate ground planes for  $V_{IN}$  and  $V_{OUT}$ , with the ground plane connected only at the device GND pin. In addition, the output capacitor ground connection must be connected directly to the device GND pin.

#### 10.1.2 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in the *Thermal Information*. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation ( $P_D$ ) can be approximated by the product of the output current times the voltage drop across the output pass element ( $V_{IN}$  to  $V_{OUT}$ ), as shown in Equation 1.

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT} \tag{1}$$

Figure 33 shows the maximum ambient temperature versus the power dissipation of the TPS706. This figure assumes the device is soldered on a JEDEC standard, high-K layout with no airflow over the board. Actual board thermal impedances vary widely. If the application requires high power dissipation, having a thorough understanding of the board temperature and thermal impedances is helpful to ensure the TPS706 does not operate above a junction temperature of 125°C.




Figure 33. Maximum Ambient Temperature vs Device Power Dissipation

(2)



## **Layout Guidelines (continued)**

Estimating the junction temperature can be done by using the thermal metrics  $\Psi_{JT}$  and  $\Psi_{JB}$ , shown in the *Thermal Information*. These metrics are a more accurate representation of the heat transfer characteristics of the die and the package than  $R_{\theta JA}$ . The junction temperature can be estimated with Equation 2.

$$\begin{split} \Psi_{JT} \colon & T_J = T_T + \Psi_{JT} \bullet P_D \\ \Psi_{JB} \colon & T_J = T_B + \Psi_{JB} \bullet P_D \end{split}$$

#### where:

- P<sub>D</sub> is the power dissipation shown by Equation 1,
- T<sub>T</sub> is the temperature at the center-top of the IC package,
- T<sub>B</sub> is the PCB temperature measured 1 mm away from the IC package on the PCB surface.


#### **NOTE**

Both  $T_T$  and  $T_B$  can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring  $T_T$  and  $T_B$ , see the application note *Using New Thermal Metrics* (SBVA025), available for download at www.ti.com.




## 10.2 Layout Examples



Designates thermal vias.

Figure 34. WSON Layout Example



Represents via used for application-specific connections.

Figure 35. SOT23-5 Layout Example



## 11 Device and Documentation Support

## 11.1 Device Support

#### 11.1.1 Development Support

#### 11.1.1.1 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS706 is available through the product folders under Simulation Models.

#### 11.1.2 Device Nomenclature

Table 3. Device Nomenclature<sup>(1)</sup>

PRODUCT	V <sub>OUT</sub>
TPS706xx yyy z	$\bf xx$ is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8 V). $\bf yyy$ is the package designator. $\bf z$ is the tape and reel quantity (R = 3000, T = 250).

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

## 11.2 Documentation Support

#### 11.2.1 Related Documentation

SBVU002 — DEM-SOT23LDO Demonstration Fixture

SBVA025 — Using New Thermal Metrics

## 11.3 Trademarks

All trademarks are the property of their respective owners.

#### 11.4 Electrostatic Discharge Caution

Copyright © 2014-2015, Texas Instruments Incorporated



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Draduat Folder Linker TD





1-Apr-2015

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS70612DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SJC	Samples
TPS70612DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SJC	Samples
TPS70612DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SJC	Samples
TPS70612DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SJC	Samples
TPS70615DBVR	PREVIEW	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SIW	
TPS70615DBVT	PREVIEW	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SIW	
TPS70615DRVR	PREVIEW	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SIW	
TPS70615DRVT	PREVIEW	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SIW	
TPS70618DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SIX	Samples
TPS70618DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SIX	Samples
TPS70618DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SIX	Samples
TPS70618DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SIX	Samples
TPS70625DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SIY	Samples
TPS70625DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SIY	Samples
TPS70625DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM -40 to 125		SIY	Samples
TPS70625DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SIY	Samples
TPS70628DBVR	PREVIEW	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SJU	



www.ti.com

## PACKAGE OPTION ADDENDUM

1-Apr-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS70628DBVT	PREVIEW	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SJU	
TPS70628DRVR	PREVIEW	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SJU	
TPS70628DRVT	PREVIEW	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SJU	
TPS70630DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SIZ	Samples
TPS70630DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SIZ	Samples
TPS70630DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SIZ	Samples
TPS70630DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SIZ	Samples
TPS70633DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SJA	Samples
TPS70633DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM -40 to 125		SJA	Samples
TPS70633DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SJA	Samples
TPS70633DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SJA	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



## PACKAGE OPTION ADDENDUM

1-Apr-2015

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 23-Apr-2015

## TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity AO

A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS70612DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS70612DBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS70612DRVR	SON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS70612DRVT	SON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS70615DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS70615DBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS70618DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS70618DBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS70618DRVR	SON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS70618DRVT	SON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS70625DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS70625DBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS70625DRVR	SON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS70625DRVT	SON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS70628DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS70628DBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS70630DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS70630DBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Apr-2015

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS70630DRVR	SON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS70630DRVT	SON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS70633DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS70633DBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS70633DRVR	SON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS70633DRVT	SON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS70612DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS70612DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS70612DRVR	SON	DRV	6	3000	210.0	185.0	35.0
TPS70612DRVT	SON	DRV	6	250	210.0	185.0	35.0
TPS70615DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS70615DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS70618DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS70618DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS70618DRVR	SON	DRV	6	3000	210.0	185.0	35.0
TPS70618DRVT	SON	DRV	6	250	210.0	185.0	35.0
TPS70625DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Apr-2015

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS70625DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS70625DRVR	SON	DRV	6	3000	210.0	185.0	35.0
TPS70625DRVT	SON	DRV	6	250	210.0	185.0	35.0
TPS70628DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS70628DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS70630DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS70630DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS70630DRVR	SON	DRV	6	3000	210.0	185.0	35.0
TPS70630DRVT	SON	DRV	6	250	210.0	185.0	35.0
TPS70633DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS70633DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS70633DRVR	SON	DRV	6	3000	210.0	185.0	35.0
TPS70633DRVT	SON	DRV	6	250	210.0	185.0	35.0

DBV (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



# DBV (R-PDSO-G5)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DRV (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



# DRV (S-PWSON-N6)


## PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters



# DRV (S-PWSON-N6)

## PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity



OOO «ЛайфЭлектроникс" "LifeElectronics" LLC

ИНН 7805602321 КПП 780501001 P/C 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 3010181090000000703 БИК 044030703

Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

## Мы предлагаем:

- Конкурентоспособные цены и скидки постоянным клиентам.
- Специальные условия для постоянных клиентов.
- Подбор аналогов.
- Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.
- Приемлемые сроки поставки, возможна ускоренная поставка.
- Доставку товара в любую точку России и стран СНГ.
- Комплексную поставку.
- Работу по проектам и поставку образцов.
- Формирование склада под заказчика.
- Сертификаты соответствия на поставляемую продукцию (по желанию клиента).
- Тестирование поставляемой продукции.
- Поставку компонентов, требующих военную и космическую приемку.
- Входной контроль качества.
- Наличие сертификата ISO.

В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- Регистрацию проекта у производителя компонентов.
- Техническую поддержку проекта.
- Защиту от снятия компонента с производства.
- Оценку стоимости проекта по компонентам.
- Изготовление тестовой платы монтаж и пусконаладочные работы.



Тел: +7 (812) 336 43 04 (многоканальный) Email: org@lifeelectronics.ru