SC28L92

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter (DUART)

Rev. 07 — 19 December 2007

Product data sheet

1. General description

The SC28L92 is a pin and function replacement for the SCC2692 and SC26C92 operating at 3.3 V or 5 V supply with added features and deeper FIFOs. Its configuration on power-up is that of the SC26C92. Its differences from the SCC2692 and SC26C92 are: 16 character receiver, 16 character transmit FIFOs, watchdog timer for each receiver, mode register 0 is added, extended baud rate and overall faster speeds, programmable receiver and transmitter interrupts. (Neither the SC26C92 nor the SCC2692 is being discontinued.)

Pin programming will allow the device to operate with either the Motorola or Intel bus interface. The bit 3 of the MR0A register allows the device to operate in an 8 byte FIFO mode if strict compliance with the SC26C92 FIFO structure is required.

The NXP Semiconductors SC28L92 Dual Universal Asynchronous Receiver/Transmitter (DUART) is a single-chip CMOS-LSI communications device that provides two full-duplex asynchronous receiver/transmitter channels in a single package. It interfaces directly with microprocessors and may be used in a polled or interrupt driven system with modem and DMA interface.

The operating mode and data format of each channel can be programmed independently. Additionally, each receiver and transmitter can select its operating speed as one of 28 fixed baud rates; a $16\times$ clock derived from a programmable counter/timer, or an external $1\times$ or $16\times$ clock. The baud rate generator and counter/timer can operate directly from a crystal or from external clock inputs. The ability to independently program the operating speed of the receiver and transmitter make the DUART particularly attractive for dual-speed channel applications such as clustered terminal systems.

Each receiver and transmitter is buffered by 8 or 16 character FIFOs to minimize the potential of receiver overrun, transmitter underrun and to reduce interrupt overhead in interrupt driven systems. In addition, a flow control capability is provided via RTS/CTS signaling to disable a remote transmitter when the receiver buffer is full.

Also provided on the SC28L92 are a multipurpose 7-bit input port and a multipurpose 8-bit output port. These can be used as general purpose I/O ports or can be assigned specific functions (such as clock inputs or status/interrupt outputs) under program control.

The SC28L92 is available in three package versions: PLCC44, QFP44, and HVQFN48.



3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

2. Features

- Member of IMPACT family: 3.3 V to 5.0 V, -40 °C to +85 °C and 68xxx or 80xxx bus interface for all devices
- Dual full-duplex independent asynchronous receiver/transmitters
- 16 character FIFOs for each receiver and transmitter
- Pin programming selects 68xxx or 80xxx bus interface
- Programmable data format
 - ◆ 5 data to 8 data bits plus parity
 - Odd, even, no parity or force parity
 - ◆ 1 stop, 1.5 stop or 2 stop bits programmable in ¹/₁₆-bit increments
- 16-bit programmable counter/timer
- Programmable baud rate for each receiver and transmitter selectable from:
 - ◆ 28 fixed rates: 50 kBd to 230.4 kBd
 - ◆ Other baud rates to 1 MHz at 16×
 - ◆ Programmable user-defined rates derived from a programmable counter/timer
 - ◆ External 1× or 16× clock
- Parity, framing, and overrun error detection
- False start bit detection
- Line break detection and generation
- Programmable channel mode
 - Normal (full-duplex)
 - Automatic echo
 - Local loopback
 - Remote loopback
 - Multi-drop mode (also called wake-up or 9-bit)
- Multi-function 7-bit input port (includes IACKN)
 - Can serve as clock or control inputs
 - Change of state detection on four inputs
 - ♦ Inputs have typically > 100 kΩ pull-up resistors
 - Change of state detectors for modem control
- Multi-function 8-bit output port
 - Individual bit set/reset capability
 - Outputs can be programmed to be status/interrupt signals
 - ◆ FIFO status for DMA interface
- Versatile interrupt system
 - Single interrupt output with eight maskable interrupting conditions
 - Output port can be configured to provide a total of up to six separate interrupt outputs that may be wire ORed
 - ◆ Each FIFO can be programmed for four different interrupt levels
 - Watchdog timer for each receiver
- Maximum data transfer rates: 1×-1 Mbit/s, 16×-1 Mbit/s
- Automatic wake-up mode for multi-drop applications
- Start-end break interrupt/status
- Detects break which originates in the middle of a character

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

- On-chip crystal oscillator
- Power-down mode
- Receiver time-out mode
- Single 3.3 V or 5 V power supply
- Powers up to emulate SC26C92

3. Ordering information


Table 1. Ordering information

 $V_{CC} = 3.3 \ V \pm 10 \ \% \text{ or } V_{CC} = 5.0 \ V \pm 10 \ \%; \ T_{amb} = -40 \ ^{\circ}C \text{ to } +85 \ ^{\circ}C$

Type number	Package						
	Name	Description	Version				
SC28L92A1A	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2				
SC28L92A1B	QFP44	plastic quad flat package; 44 leads (lead length 1.3 mm); body $10 \times 10 \times 1.75$ mm	SOT307-2				
SC28L92A1BS	HVQFN48	plastic thermal enhanced very thin quad flat package; no leads; 48 terminals; body $6\times6\times0.85~\text{mm}$	SOT778-4				

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter


4. Block diagram



The data pins TxD and RxD are considered idle at the logic 1 (HIGH) level when inactive, or active when at the logic 0 (LOW) level. Comments about these levels when RS232 is referenced often refer to Mark and Space levels. Mark usually means inactive and Space means active. The voltage levels represented by the terms Mark and Space are often reversed from those above: Mark is low voltage, and Space is high voltage.

Fig 1. Block diagram (80xxx mode)

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter



The data pins TxD and RxD are considered idle at the logic 1 (HIGH) level when inactive, or active when at the logic 0 (LOW) level. Comments about these levels when RS232 is referenced often refer to Mark and Space levels. Mark usually means inactive and Space means active. The voltage levels represented by the terms Mark and Space are often reversed from those above: Mark is low voltage, and Space is high voltage.

Fig 2. Block diagram (68xxx mode)

SC28L92 NXP Semiconductors

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

Pinning information 5.

5.1 Pinning




Fig 3. Pin configuration for PLCC44; 80xxx mode






Fig 4. Pin configuration for PLCC44; 68xxx mode

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter



3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter



3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

5.2 Pin description

Table 2. Pin description for 80xxx bus interface (Intel)

Symbol	Pin			Туре	Description	
	PLCC44	QFP44	HVQFN48			
I/M	12	11	7	I	Bus configuration : When HIGH or not connected configures the bus interface to the conditions shown in this table.	
D0	28	22	23	I/O	Data bus: Bidirectional 3-state data bus used to transfer commands,	
D1	18	12	14	I/O	data and status between the DUART and the CPU. D0 is the least	
D2	27	21	22	I/O	significant bit.	
D3	19	13	15	I/O		
D4	26	20	21	I/O		
D5	20	14	16	I/O		
D6	25	19	20	I/O		
D7	21	15	17	I/O		
CEN	39	33	35	I	Chip enable : Active LOW input signal. When LOW, data transfers between the CPU and the DUART are enabled on D0 to D7 as controlled by the WRN, RDN and A0 to A3 inputs. When HIGH, places the D0 to D7 lines in the 3-state condition.	
WRN	9	3	3	I	Write strobe : When LOW and CEN is also LOW, the contents of the data bus is loaded into the addressed register. The transfer occurs on the rising edge of the signal.	
RDN	10	4	4	I	Read strobe : When LOW and CEN is also LOW, causes the content of the addressed register to be presented on the data bus. The read cycle begins on the falling edge of RDN.	
A0	2	40	44	I	Address inputs: Select the DUART internal registers and ports for	
A1	4	42	46	I	read/write operations.	
A2	6	44	48	I		
A3	7	1	1	ı		
RESET	38	32	34	I	Reset : A HIGH level clears internal registers (SRA, SRB, IMR, ISR, OPR and OPCR), puts OP0 to OP7 in the HIGH state, stops the counter/timer, and puts channels A and B in the inactive state, with the TxDA and TxDB outputs in the mark (HIGH) state. Sets MR pointer to MR1. See Figure 10.	
INTRN	24	18	19	0	Interrupt request : Active LOW, open-drain, output which signals the CPU that one or more of the eight maskable interrupting conditions are true. This pin requires a pull-up device.	
X1/CLK	36	30	32	I	Crystal 1: Crystal or external clock input. A crystal or clock of the specified limits must be supplied at all times. When a crystal is used, a capacitor must be connected from this pin to ground (see Figure 17).	
X2	37	31	33	0	Crystal 2 : Connection for other side of the crystal. When a crystal is used, a capacitor must be connected from this pin to ground (see Figure 17). If X1/CLK is driven from an external source, this pin must be left open.	
RxDA	35	29	31	I	Channel A receiver serial data input : The least significant bit is received first. See note on drive levels at block diagram (Figure 1).	
RxDB	11	5	5	I	Channel B receiver serial data input : The least significant bit is received first. See note on drive levels at block diagram (<u>Figure 1</u>).	

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

Table 2. Pin description for 80xxx bus interface (Intel) ...continued

Symbol	Pin			Type Description	
	PLCC44	QFP44	HVQFN48		
TxDA	33	28	30	0	Channel A transmitter serial data output : The least significant bit is transmitted first. This output is held in the Mark condition when the transmitter is disabled, Idle or when operating in local loopback mode. See note on drive levels at block diagram (Figure 1).
TxDB	13	6	8	0	Channel B transmitter serial data output: The least significant bit is transmitted first. This output is held in the Mark condition when the transmitter is disabled, Idle, or when operating in local loopback mode. See note on drive levels at block diagram (Figure 1).
OP0	32	27	29	0	Output 0 : General purpose output or channel A request to send (RTSAN, active LOW). Can be deactivated automatically on receive or transmit.
OP1	14	7	9	0	Output 1 : General-purpose output or channel B request to send (RTSBN, active LOW). Can be deactivated automatically on receive or transmit.
OP2	31	26	28	0	Output 2 : General purpose output, or channel A transmitter $1\times$ or $16\times$ clock output, or channel A receiver $1\times$ clock output.
OP3	15	8	10	0	Output 3 : General purpose output or open-drain, active LOW counter/timer output or channel B transmitter 1× clock output, or channel B receiver 1× clock output.
OP4	30	25	27	0	Output 4 : General purpose output or channel A open-drain, active LOW, RxA interrupt ISR[1] output.
OP5	16	9	11	0	Output 5: General-purpose output or channel B open-drain, active LOW, RxB interrupt ISR[5] output.
OP6	29	24	26	0	Output 6 : General purpose output or channel A open-drain, active LOW, TxA interrupt ISR[0] output.
OP7	17	10	12	0	Output 7 : General-purpose output, or channel B open-drain, active LOW, TxB interrupt ISR[4] output.
IP0	8	2	2	I	Input 0 : General purpose input or channel A clear to send active LOW input (CTSAN).
IP1	5	43	47	I	Input 1 : General purpose input or channel B clear to send active LOW input (CTSBN).
IP2	40	34	38	I	Input 2: General-purpose input or counter/timer external clock input.
IP3	3	41	45	I	Input 3 : General purpose input or channel A transmitter external clock input (TxCA). When the external clock is used by the transmitter, the transmitted data is clocked on the falling edge of the clock.
IP4	43	37	41	I	Input 4 : General purpose input or channel A receiver external clock input (RxCA). When the external clock is used by the receiver, the received data is sampled on the rising edge of the clock.
IP5	42	36	40	I	Input 5 : General purpose input or channel B transmitter external clock input (TxCB). When the external clock is used by the transmitter, the transmitted data is clocked on the falling edge of the clock.
IP6	41	35	39	I	Input 6 : General purpose input or channel B receiver external clock input (RxCB). When the external clock is used by the receiver, the received data is sampled on the rising edge of the clock.
V_{CC}	44	38, 39	42	Pwr	Power Supply : 3.3 V \pm 10 % or 5 V \pm 10 % supply input.

10 of 73

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

Table 2. Pin description for 80xxx bus interface (Intel) ...continued

Symbol	Pin		Туре	Description	
	PLCC44	QFP44	HVQFN48		
GND	22	16, 17	18 <mark>[1]</mark>	Pwr	Ground
n.c.	1, 23, 34	23	6, 13, 24, 25, 36, 37, 43	Pwr	Not connected

^[1] HVQFN48 package die supply ground is connected to both GND pin and exposed center pad. GND pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board and for proper heat conduction through the board, thermal vias need to be incorporated in the PCB in the thermal pad region.

Table 3. Pin description for 68xxx bus interface (Motorola)

Symbol	Pin			Туре	Type Description	
	PLCC44	QFP44	HVQFN48			
I/M	12	11	7	İ	Bus configuration : When LOW configures the bus interface to the conditions shown in this table.	
D0	28	22	23	I/O	Data bus: Bidirectional 3-state data bus used to transfer commands,	
D1	18	12	14	I/O	data and status between the DUART and the CPU. D0 is the leas significant bit.	
D2	27	21	22	I/O		
D3	19	13	15	I/O		
D4	26	20	21	I/O		
D5	20	14	16	I/O		
D6	25	19	20	I/O		
D7	21	15	17	I/O		
CEN	39	33	35	I	Chip enable : Active LOW input signal. When LOW, data transfers between the CPU and the DUART are enabled on D0 to D7 as controlled by the R/WN and A0 to A3 inputs. When HIGH, places the D0 to D7 lines in the 3-state condition.	
R/WN	9	3	3	I	Read/Write : Input signal. When CEN is LOW, R/WN HIGH input indicates a read cycle; when LOW indicates a write cycle.	
IACKN	41	35	39	I	Interrupt acknowledge : Active LOW input indicating an interrupt acknowledge cycle. Usually asserted by the CPU in response to an interrupt request. When asserted places the interrupt vector on the bus and asserts DACKN.	
DACKN	10	4	4	0	Data transfer acknowledge : A3-state active LOW output asserted in a write, read, or interrupt acknowledge cycle to indicate proper transfer of data between the CPU and the DUART.	
A0	2	40	44	I	Address inputs: Select the DUART internal registers and ports for	
A1	4	42	46	ı	read/write operations.	
A2	6	44	48	I		
А3	7	1	1	I		
RESETN	38	32	34	I	Reset : A LOW level clears internal registers (SRA, SRB, IMR, ISR, OPR, OPCR), puts OP0 to OP7 in the HIGH state, stops the counter/timer, and puts channels A and B in the inactive state, with the TxDA and TxDB outputs in the mark (HIGH) state. Sets MR pointer to MR1. See Figure 10.	

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

Table 3. Pin description for 68xxx bus interface (Motorola) ...continued

Symbol	Pin			Туре	Description	
	PLCC44	QFP44	HVQFN48			
INTRN	24	18	19	Ο	Interrupt request : Active LOW, open-drain, output which signals the CPU that one or more of the eight maskable interrupting conditions are true. This pin requires a pull-up.	
X1/CLK	36	30	32	I	Crystal 1 : Crystal or external clock input. A crystal or clock of the specified limits must be supplied at all times. When a crystal is used, a capacitor must be connected from this pin to ground (see Figure 17).	
X2	37	31	33	0	Crystal 2 : Connection for other side of the crystal. When a crystal is used, a capacitor must be connected from this pin to ground (see Figure 17). If X1/CLK is driven from an external source, this pin must be left open.	
RxDA	35	29	31	I	Channel A receiver serial data input : The least significant bit is received first. See note on drive levels at block diagram (<u>Figure 2</u>).	
RxDB	11	5	5	I	Channel B receiver serial data input : The least significant bit is received first. See note on drive levels at block diagram (<u>Figure 2</u>).	
TxDA	33	28	30	0	Channel A transmitter serial data output: The least significant bit is transmitted first. This output is held in the 'mark condition when the transmitter is disabled, idle or when operating in local loopback mode. See note on drive levels at block diagram (Figure 2).	
TxDB	13	6	8	0	Channel B transmitter serial data output : The least significant bit is transmitted first. This output is held in the Mark condition when the transmitter is disabled, idle, or when operating in local loopback mode. See note on drive levels at block diagram (Figure 2).	
OP0	32	27	29	0	Output 0 : General purpose output or channel A request to send (RTSAN, active LOW). Can be deactivated automatically on receive or transmit.	
OP1	14	7	9	0	Output 1 : General purpose output or channel B request to send (RTSBN, active LOW). Can be deactivated automatically on receive or transmit.	
OP2	31	26	28	0	Output 2 : General purpose output, or channel A transmitter $1\times$ or $16\times$ clock output, or channel A receiver $1\times$ clock output.	
OP3	15	8	10	0	Output 3 : General purpose output or open-drain, active LOW counter/timer output or channel B transmitter 1× clock output, or channel B receiver 1× clock output.	
OP4	30	25	27	0	Output 4: General purpose output or channel A open-drain, active LOW, RxA interrupt ISR [1] output.	
OP5	16	9	11	0	Output 5: General purpose output or channel B open-drain, active LOW, RxB interrupt ISR[5] output.	
OP6	29	24	26	0	Output 6 : General purpose output or channel A open-drain, active LOW, TxA interrupt ISR[0] output.	
OP7	17	10	12	0	Output 7 : General purpose output, or channel B open-drain, active LOW, TxB interrupt ISR[4] output.	
IP0	8	2	2	ļ	Input 0 : General purpose input or channel A clear to send active LOW input (CTSAN).	
IP1	5	43	47	I	Input 1 : General purpose input or channel B clear to send active LOW input (CTSBN).	
IP2	40	34	38	I	Input 2: General purpose input or counter/timer external clock input.	

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

Table 3.	Pin description f	or 68xxx bus interface	(Motorola) contin	nued

Symbol	Pin			Туре	Description
	PLCC44	QFP44	HVQFN48		
IP3	3	41	45	I	Input 3 : General purpose input or channel A transmitter external clock input (TxCA). When the external clock is used by the transmitter, the transmitted data is clocked on the falling edge of the clock.
IP4	43	37	41	I	Input 4 : General purpose input or channel A receiver external clock input (RxCA). When the external clock is used by the receiver, the received data is sampled on the rising edge of the clock.
IP5	42	36	40	I	Input 5 : General purpose input or channel B transmitter external clock input (TxCB). When the external clock is used by the transmitter, the transmitted data is clocked on the falling edge of the clock.
V _{CC}	44	38, 39	42	Pwr	Power Supply : 3.3 V \pm 10 % or 5 V \pm 10 % supply input.
GND	22	16, 17	18 <mark>[1]</mark>	Pwr	Ground
n.c.	1, 23, 34	23	6, 13, 24, 25, 36, 37, 43	-	Not connected

^[1] HVQFN48 package die supply ground is connected to both GND pin and exposed center pad. GND pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board and for proper heat conduction through the board, thermal vias need to be incorporated in the PCB in the thermal pad region.

6. Functional description

6.1 Block diagram

The SC28L92 DUART consists of the following eight major sections: data bus buffer, operation control, interrupt control, timing, communications channels A and B, input port and output port. Refer to Section 4 "Block diagram".

6.1.1 Data bus buffer

The data bus buffer provides the interface between the external and internal data buses. It is controlled by the operation control block to allow read and write operations to take place between the controlling CPU and the DUART.

6.1.2 Operation control

The operation control logic receives operation commands from the CPU and generates appropriate signals to internal sections to control device operation. It contains address decoding and read and write circuits to permit communications with the microprocessor via the data bus.

6.1.3 Interrupt control

A single active LOW interrupt output (INTRN) is provided which is activated upon the occurrence of any of eight internal events. Associated with the interrupt system are the Interrupt Mask Register (IMR) and the Interrupt Status Register (ISR). The IMR can be programmed to select only certain conditions to cause INTRN to be asserted. The ISR can be read by the CPU to determine all currently active interrupting conditions. Outputs OP3 to OP7 can be programmed to provide discrete interrupt outputs for the transmitter,

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

receivers, and counter/timer. When OP3 to OP7 are programmed as interrupts, their output buffers are changed to the open-drain active LOW configuration. The OP pins may be used for DMA and modem control as well (see Section 7.4).

6.1.4 FIFO configuration

Each receiver and transmitter has a 16 byte FIFO. These FIFOs may be configured to operate at a fill capacity of either 8 bytes or 16 bytes. This feature may be used if it is desired to operate the SC28L92 in strict compliance with the SC26C92. The 8 byte or 16 byte mode is controlled by the MR0A[3] bit. A logic 0 value for this bit sets the 8-bit mode (the default); a logic 1 sets the 16 byte mode. MR0A bit 3 sets the FIFO size for both channels.

The FIFO fill interrupt level automatically follow the programming of the MR0A[3] bit. See Table 25 and Table 26.

6.1.5 68xxx mode

When the I/M pin is connected to GND (ground), the operation of the SC28L92 switches to the bus interface compatible with the Motorola bus interfaces. Several of the pins change their function as follows:

IP6 becomes IACKN input RDN becomes DACKN WRN becomes R/WN

The interrupt vector is enabled and the interrupt vector will be placed on the data bus when IACKN is asserted LOW. The interrupt vector register is located at address 0xC. The contents of this register are set to 0x0F on the application of RESETN.

The generation of DACKN uses two positive edges of the X1 clock as the DACKN delay from the falling edge of CEN. If the CEN is withdrawn before two edges of the X1 clock occur, the generation of DACKN is terminated. Systems not strictly requiring DACKN may use the 68xxx mode with the bus timing of the 80xxx mode greatly decreasing the bus cycle time.

6.2 Timing circuits

6.2.1 Crystal clock

The timing block consists of a crystal oscillator, a baud rate generator, a programmable 16-bit counter/timer, and four clock selectors. The crystal oscillator operates directly from a crystal connected across the X1/CLK and X2 inputs. If an external clock of the appropriate frequency is available, it may be connected to X1/CLK. The clock serves as the basic timing reference for the Baud Rate Generator (BRG), the counter/timer, and other internal circuits. A clock signal within the limits specified in Section 10 "Dynamic characteristics" must always be supplied to the DUART. If an external clock is used instead of a crystal, X1 should be driven using a configuration similar to the one in Figure 17. Nominal crystal rate is 3.6864 MHz. Rates up to 8 MHz may be used.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

6.2.2 Baud rate generator

The baud rate generator operates from the oscillator or external clock input at the X1 input and is capable of generating 28 commonly used data communications baud rates ranging from 50 kBd to 38.4 kBd. Programming bit 0 of MR0 to a logic 1 gives additional baud rates of 57.6 kBd, 115.2 kBd and 230.4 kBd (500 kHz with X1 at 8.0 MHz). Note that the MR0A[2:0] control this change and that the change applies to both channels. MR0B[2:0] are reserved.

The baud rates are based on an input frequency of 3.6864 MHz. Changing the X1 frequency will change all baud rates by ratio of 3.6864 MHz to the new frequency. All rates generated by the BRG will be in the $16\times$ mode. The clock outputs from the BRG are at $16\times$ the actual baud rate.

The counter/timer can be used as a timer to produce a $16\times$ clock for any other baud rate by counting down the crystal clock or an external clock. The four clock selectors allow the independent selection, for each receiver and transmitter, of any of these baud rates or external timing signal. The use of the counter/timer also requires the generation of a frequency $16\times$ of the baud rate. See Section 6.2.3.

6.2.3 Counter/timer

The Counter/timer is a 16-bit programmable divider that operates in one of three modes: counter, timer and time-out. In the timer mode it generates a square wave. In the counter mode it generates a time delay. In the time-out mode it monitors the time between received characters. The C/T uses the numbers loaded into the Counter/Timer Lower Register (CTLR) and the Counter/Timer Upper Register (CTUR) as its divisor.

The counter/timer clock source and mode of operation (counter or timer) is selected by the Auxiliary Control Register bits 6 to 4 (ACR[6:4]). The output of the counter/timer may be used for a baud rate and/or may be output to the OP pins for some external function that may be totally unrelated to data transmission. The counter/timer also sets the counter/timer ready bit in the Interrupt Status Register (ISR) when its output transitions from logic 1 to logic 0. A register read address (see <u>Table 4</u>) is reserved to issue a start counter/timer command and a second register read address is reserved to issue a stop command. The value of D[7:0] is ignored. The START command always loads the contents of CTUR, CTLR to the counting registers. The STOP command always resets the ISR[3] bit in the interrupt status register.

6.2.4 Timer mode

In the timer mode a symmetrical square wave is generated whose half period is equal in time to division of the selected counter/timer clock frequency by the 16-bit number loaded in the CTLR CTUR. Thus, the frequency of the counter/timer output will be equal to the counter/timer clock frequency divided by twice the value of the CTUR CTLR. While in the timer mode the ISR bit 3 (ISR[3]) will be set each time the counter/timer transitions from logic 1 to logic 0 (HIGH-to-LOW). This continues regardless of issuance of the stop counter command. ISR[3] is reset by the stop counter command.

Note: Reading of the CTU and CTL registers in the timer mode is not meaningful. When the C/T is used to generate a baud rate and the C/T is selected through the CSR then the receivers and/or transmitter will be operating in the 16× mode. Calculation for the number n to program the counter/timer upper and lower registers is shown in Equation 1. The value of the divisor n is

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

$$n = \frac{counter/timer\ input\ clock}{2 \times 16 \times (desired\ baud\ rate)} \tag{1}$$

Often this division will result in a non-integer number; 26.3 for example. One may only program integer numbers to a digital divider. Therefore 26 (0x1A) would be chosen. If 26.7 were the result of the division, then 27 (0x1B) would be chosen. This gives a baud rate error of 0.3/26.3 or 0.3/26.7 that yields a percentage error of 1.14 % or 1.12 % respectively, well within the ability of the asynchronous mode of operation. Higher input frequency to the counter reduces the error effect of the fractional division.

6.2.5 Counter mode

In the counter mode the counter/timer counts the value of the CTLR CTUR down to zero and then sets the ISR[3] bit and sets the counter/timer output from 1 to 0. It then rolls over to 65,365 and continues counting with no further observable effect. Reading the C/T in the counter mode outputs the present state of the C/T. If the C/T is not stopped, a read of the C/T may result in changing data on the data bus.

6.2.6 Time-out mode

The time-out mode uses the received data stream to control the counter. The time-out mode forces the C/T into the timer mode. Each time a received character is transferred from the shift register to the Rx FIFO, the counter is restarted. If a new character is not received before the counter reaches zero count, the counter ready bit is set, and an interrupt can be generated. This mode can be used to indicate when data has been left in the Rx FIFO for more than the programmed time limit. If the receiver has been programmed to interrupt the CPU when the receive FIFO is full, and the message ends before the FIFO is full, the CPU will not be interrupted for the remaining characters in the Rx FIFO.

By programming the C/T such that it would time-out in just over one character time, the above situation could be avoided. The processor would be interrupted any time the data stream had stopped for more than one character time. **Note**: This is very similar to the watchdog time of MR0. The difference is in the programmability of the delay time and that the watchdog timer is restarted by either a receiver load to the Rx FIFO or a system read from it.

This mode is enabled by writing the appropriate command to the command register. Writing 0xA to CRA or CRB will invoke the time-out mode for that channel. Writing 0xC to CRA or CRB will disable the time-out mode. Only one receiver should use this mode at a time. However, if both are on, the time-out occurs after both receivers have been inactive for the time-out period. The start of the C/T will be on the logic OR of the two receivers.

The time-out mode disables the regular start counter or stop counter commands and puts the C/T into counter mode under the control of the received data stream. Each time a received character is transferred from the shift register to the Rx FIFO, the C/T is stopped after one C/T clock, reloaded with the value in CTUR and CTLR and then restarted on the next C/T clock. If the C/T is allowed to end the count before a new character has been received, the counter ready bit, ISR[3], will be set. If IMR[3] is set, this will generate an interrupt. Since receiving a character restarts the C/T, the receipt of a character after the C/T has timed out will clear the counter ready bit, ISR[3], and the interrupt. Invoking the Set Time-out Mode On command, CRx = 0xA, will also clear the counter ready bit and stop the counter until the next character is received. The counter/timer is controlled with six commands: Start/Stop C/T, Read/Write Counter/Timer lower register and Read/Write

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

Counter/Timer upper register. These commands have slight differences depending on the mode of operation. Please see the detail of the commands in Section 7.3.3 "Command registers".

6.2.7 Time-out mode caution

When operating in the special time-out mode, it is possible to generate what appears to be a false interrupt, i.e., an interrupt without a cause. This may result when a time-out interrupt occurs and then, **before** the interrupt is serviced, another character is received, i.e., the data stream has started again. (The interrupt latency is longer than the pause in the data stream.) In this case, when a new character has been received, the counter/timer will be restarted by the receiver, thereby withdrawing its interrupt. If, at this time, the interrupt service begins for the previously seen interrupt, a read of the ISR will show the Counter Ready bit not set. If nothing else is interrupting, this read of the ISR will return a 0x00 character. This action may present the appearance of a spurious interrupt.

6.2.8 Communications channels A and B

Each communications channel of the SC28L92 comprises a full-duplex asynchronous receiver/transmitter (UART). The operating frequency for each receiver and transmitter can be selected independently from the baud rate generator, the counter/timer, or from an external input. The transmitter accepts parallel data from the CPU, converts it to a serial bit stream, inserts the appropriate start, stop, and optional parity bits and outputs a composite serial stream of data on the TxD output pin. The receiver accepts serial data on the RxD pin, converts this serial input to parallel format, checks for start bit, stop bit, parity bit (if any), or break condition and sends an assembled character to the CPU via the receive FIFO. Three status bits (break received, framing and parity errors) are also FIFOed with each data character.

6.2.9 Input port

The inputs to this unlatched 7-bit (6-bit for 68xxx mode) port can be read by the CPU by performing a read operation at address 0xD. A HIGH input results in a logic 1 while a LOW input results in a logic 0. D7 will always read as a logic 1. The pins of this port can also serve as auxiliary inputs to certain portions of the DUART logic, modem and DMA.

Four change-of-state detectors are provided which are associated with inputs IP3, IP2, IP1 and IP0. A HIGH-to-LOW or LOW-to-HIGH transition of these inputs, lasting longer than 25 μ s to 50 μ s, will set the corresponding bit in the input port change register. The bits are cleared when the register is read by the CPU. Any change of state can also be programmed to generate an interrupt to the CPU.

The input port change of state detection circuitry uses a 38.4 kHz sampling clock derived from one of the baud rate generator taps. This results in a sampling period of slightly more than 25 μ s (this assumes that the clock input is 3.6864 MHz). The detection circuitry, in order to guarantee that a true change in level has occurred, requires two successive samples at the new logic level be observed. As a consequence, the minimum duration of the signal change is 25 μ s if the transition occurs coincident with the first sample pulse. The 50 μ s time refers to the situation in which the change of state is just missed and the first change of state is not detected until 25 μ s later.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

6.2.10 Output port

The output ports are controlled from six places: the OPCR, OPR, MR, Command, SOPR and ROPR registers. The OPCR register controls the source of the data for the output ports OP2 through OP7. The data source for output ports OP0 and OP1 is controlled by the MR and CR registers. When the OPR is the source of the data for the output ports, the data at the ports is inverted from that in the OPR register. The content of the OPR register is controlled by the set output port bits command and the reset output bits command. These commands are at 0xE and 0xF, respectively. When these commands are used, action takes place only at the bit locations where ones exist. For example, a one in bit location 5 of the data word used with the set output port bits command will result in OPR5 being set to one. The OP5 would then be set to zero (V_{SS}). Similarly, a one in bit position 5 of the data word associated with the reset output ports bits command would set OPR5 to zero and, hence, the pin OP5 to a one (V_{DD}).

These pins along with the IP pins and their change-of-state detectors are often used for modem and DMA control.

6.3 Operation

6.3.1 Transmitter

The SC28L92 is conditioned to transmit data when the transmitter is enabled through the command register. The SC28L92 indicates to the CPU that it is ready to accept a character by setting the TxRDY bit in the status register. This condition can be programmed to generate an interrupt request at OP6 or OP7 and INTRN. When the transmitter is initially enabled the TxRDY and TxEMPT bits will be set in the status register. When a character is loaded to the transmit FIFO the TxEMPT bit will be reset. The TxEMPT will not set until: 1) the transmit FIFO is empty and the transmit shift register has finished transmitting the stop bit of the last character written to the transmit FIFO, or 2) the transmitter is disabled and then re-enabled. The TxRDY bit is set whenever the transmitter is enabled and the Tx FIFO is not full. Data is transferred from the holding register to transmit shift register when it is idle or has completed transmission of the previous character. Characters cannot be loaded into the Tx FIFO while the transmitter is disabled.

The transmitter converts the parallel data from the CPU to a serial bit stream on the TxD output pin. It automatically sends a start bit followed by the programmed number of data bits, an optional parity bit, and the programmed number of stop bits. The least significant bit is sent first. Following the transmission of the stop bits, if a new character is not available in the Tx FIFO, the TxD output remains HIGH and the TxEMT bit in the Status Register (SR) will be set to 1. Transmission resumes and the TxEMT bit is cleared when the CPU loads a new character into the Tx FIFO.

If the transmitter is disabled it continues operating until the character currently being transmitted and any characters in the Tx FIFO, including parity and stop bits, have been transmitted. New data cannot be loaded to the Tx FIFO when the transmitter is disabled.

When the transmitter is reset it stops sending data immediately.

The transmitter can be forced to send a break (a continuous LOW condition) by issuing a START BREAK command via the CR register. The break is terminated by a STOP BREAK command or a transmitter reset.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

If CTS option is enabled (MR2[4] = 1), the CTS input at IP0 or IP1 must be LOW in order for the character to be transmitted. The transmitter will check the state of the CTS input at the beginning of each character transmitted. If it is found to be HIGH, the transmitter will delay the transmission of any following characters until the CTS has returned to the LOW state. CTS going HIGH during the serialization of a character will not affect that character.

The transmitter can also control the RTSN outputs, OP0 or OP1 via MR2[5]. When this mode of operation is set, the meaning of the OP0 or OP1 signals will usually be end of message. See description of bit MR2[5] in <u>Table 30 "MR2A - Mode Register 2 channel A (address 0x0) bit description"</u> for more detail. This feature may be used to automatically turn around a transceiver in simplex systems.

6.3.2 Receiver

The SC28L92 is conditioned to receive data when enabled through the command register. The receiver looks for a HIGH-to-LOW (mark-to-space) transition of the start bit on the RxD input pin. If a transition is detected, the state of the RxD pin is sampled each $16\times$ clock for 7 clocks to $\frac{1}{2}$ clocks ($16\times$ clock mode) or at the next rising edge of the bit time clock ($1\times$ clock mode). If RxD is sampled HIGH, the start bit is invalid and the search for a valid start bit begins again. If RxD is still LOW, a valid start bit is assumed and the receiver continues to sample the input at one bit time intervals at the theoretical center of the bit, until the proper number of data bits and parity bit (if any) have been assembled, and one stop bit has been detected. The least significant bit is received first. The data is then transferred to the receive FIFO and the RxRDY bit in the SR is set to a 1. This condition can be programmed to generate an interrupt at OP4 or OP5 and INTRN. If the character length is less than 8 bits, the most significant unused bits in the Rx FIFO are set to zero.

After the stop bit is detected, the receiver will immediately look for the next start bit. However, if a non-zero character was received without a stop bit (framing error) and RxD remains LOW for one half of the bit period after the stop bit was sampled, then the receiver operates as if a new start bit transition had been detected at that point (one-half bit time after the stop bit was sampled).

The parity error, framing error and overrun error (if any) are strobed into the SR from the next byte to be read from the Rx FIFO. If a break condition is detected (RxD is LOW for the entire character including the stop bit), a character consisting of all zeros will be loaded into the Rx FIFO and the received break bit in the SR is set to 1. The RxD input must return to HIGH for two (2) clock edges of the X1 crystal clock for the receiver to recognize the end of the break condition and begin the search for a start bit.

This will usually require a HIGH time of one X1 clock period or 3 X1 edges since the clock of the controller is not synchronous to the X1 clock.

6.3.3 Transmitter reset and disable

Note the difference between transmitter disable and reset. A transmitter reset stops transmitter action immediately, clears the transmitter FIFO and returns the idle state. A transmitter disable withdraws the transmitter interrupts but allows the transmitter to continue operation until all bytes in its FIFO and shift register have been transmitted including the final stop bits. It then returns to its idle state.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

6.3.4 Receiver FIFO

The Rx FIFO consists of a First-In-First-Out (FIFO) stack with a capacity of 8 or 16 characters. Data is loaded from the receive shift register into the topmost empty position of the FIFO. The RxRDY bit in the status register is set whenever one or more characters are available to be read, and a FFULL status bit is set if all 8 or 16 stack positions are filled with data. Either of these bits can be selected to cause an interrupt. A read of the Rx FIFO outputs the data at the top of the FIFO. After the read cycle, the data FIFO and its associated status bits (see Section 6.3.5) are popped thus emptying a FIFO position for new data.

A disabled receiver with data in its FIFO may generate an interrupt (see <u>Section 6.3.5</u>). Its status bits remain active and its watchdog, if enabled, will continue to operate.

6.3.5 Receiver status bits

In addition to the data word, three status bits (parity error, framing error and received break) are also appended to each data character in the FIFO. The overrun error, MR1[5], is not FIFOed.

Status can be provided in two ways, as programmed by the error mode control bit in the mode register. In the character mode, status is provided on a character-by-character basis; the status applies only to the character at the top of the FIFO. In the block mode, the status provided in the SR for these three bits is the logic OR of the status for all characters coming to the top of the FIFO since the last reset error from the command register was issued. In either mode reading the SR does not affect the FIFO. The FIFO is popped only when the Rx FIFO is read. Therefore the status register should be read prior to reading the FIFO.

If the FIFO is full when a new character is received, that character is held in the receive shift register until a FIFO position is available. If an additional character is received while this state exits, the contents of the FIFO are not affected; the character previously in the shift register is lost and the overrun error status bit (SR[4]) will be set upon receipt of the start bit of the new (overrunning) character.

The receiver can control the deactivation of RTS. If programmed to operate in this mode, the RTSN output will be negated when a valid start bit was received and the FIFO is full. When a FIFO position becomes available, the RTSN output will be reasserted (set LOW) automatically. This feature can be used to prevent an overrun, in the receiver, by connecting the RTSN output to the CTSN input of the transmitting device.

If the receiver is disabled, the FIFO characters can be read. However, no additional characters can be received until the receiver is enabled again. If the receiver is reset, the FIFO and all of the receiver status, and the corresponding output ports and interrupt are reset. No additional characters can be received until the receiver is enabled again.

6.3.6 Receiver reset and disable

Receiver disable stops the receiver immediately. Data being assembled in the receiver shift register is lost. Data and status in the FIFO is preserved and may be read. A re-enable of the receiver after a disable will cause the receiver to begin assembling characters at the next start bit detected.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

A receiver reset will discard the present shift register date, reset the receiver ready bit (RxRDY), clear the status of the byte at the top of the FIFO and realign the FIFO read/write pointers.

6.3.7 Watchdog

A watchdog timer is associated with each receiver. Its interrupt is enabled by MR0[7]. The purpose of this timer is to alert the control processor that characters are in the Rx FIFO which have not been read. This situation may occur at the end of a transmission when the last few characters received are not sufficient to cause an interrupt.

This counter times out after 64 bit times. It is reset each time a character is transferred from the receiver shift register to the Rx FIFO or a read of the Rx FIFO is executed.

6.3.8 Receiver time-out mode

In addition to the watchdog timer described in <u>Section 6.3.7</u>, the counter/timer may be used for a similar function. Its programmability, of course, allows much greater precision of time-out intervals.

The time-out mode uses the received data stream to control the counter. Each time a received character is transferred from the shift register to the Rx FIFO, the counter is restarted. If a new character is not received before the counter reaches zero count, the counter ready bit is set, and an interrupt can be generated. This mode can be used to indicate when data has been left in the Rx FIFO for more than the programmed time limit. Otherwise, if the receiver has been programmed to interrupt the CPU when the receive FIFO is full, and the message ends before the FIFO is full, the CPU may not know there is data left in the FIFO. The CTU and CTL value would be programmed for just over one character time, so that the CPU would be interrupted as soon as it has stopped receiving continuous data. This mode can also be used to indicate when the serial line has been marking for longer than the programmed time limit. In this case, the CPU has read all of the characters from the FIFO, but the last character received has started the count. If there is no new data during the programmed time interval, the counter ready bit will get set, and an interrupt can be generated.

The time-out mode is enabled by writing the appropriate command to the command register. Writing 0xA to CRA or CRB will invoke the time-out mode for that channel. Writing 0xC to CRA or CRB will disable the time-out mode. The time-out mode should only be used by one channel at once, since it uses the C/T. If, however, the time-out mode is enabled from both receivers, the time-out will occur only when both receivers have stopped receiving data for the time-out period. CTU and CTL must be loaded with a value greater than the normal receive character period. The time-out mode disables the regular start counter or stop counter commands and puts the C/T into counter mode under the control of the received data stream. Each time a received character is transferred from the shift register to the Rx FIFO, the C/T is stopped after one C/T clock, reloaded with the value in CTU and CTL and then restarted on the next C/T clock. If the C/T is allowed to end the count before a new character has been received, the counter ready bit, ISR[3], will be set. If IMR[3] is set, this will generate an interrupt. Receiving a character after the C/T has timed out will clear the counter ready bit, ISR[3], and the interrupt. Invoking the set time-out mode on command, CRx = 0xA, will also clear the counter ready bit and stop the counter until the next character is received.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

6.3.9 Time-out mode caution

When operating in the special time-out mode, it is possible to generate what appears to be a false interrupt, i.e., an interrupt without a cause. This may result when a time-out interrupt occurs and then, **before** the interrupt is serviced, another character is received, i.e., the data stream has started again. (The interrupt latency is longer than the pause in the data stream.) In this case, when a new character has been receiver, the counter/timer will be restarted by the receiver, thereby withdrawing its interrupt. If, at this time, the interrupt service begins for the previously seen interrupt, a read of the ISR will show the counter ready bit not set. If nothing else is interrupting, this read of the ISR will return a 0x00 character.

6.3.10 Multi-drop mode (9-bit or wake-up)

The DUART is equipped with a wake-up mode for multi-drop applications. This mode is selected by programming bits MR1A[4:3] or MR1B[4:3] to 11 for channels A and B, respectively. In this mode of operation, a master station transmits an address character followed by data characters for the addressed slave station. The slave stations, with receivers that are normally disabled, examine the received data stream and wake-up the CPU (by setting RxRDY) only upon receipt of an address character. The CPU compares the received address to its station address and enables the receiver if it wishes to receive the subsequent data characters. Upon receipt of another address character, the CPU may disable the receiver to initiate the process again.

A transmitted character consists of a start bit, the programmed number of data bits, and Address/Data (A/D) bit, and the programmed number of stop bits. The polarity of the transmitted A/D bit is selected by the CPU by programming bit MR1A[2]/MR1B[2]. MR1A[2]/MR1B[2] = 0 transmits a zero in the A/D bit position, which identifies the corresponding data bits as data while MR1A[2]/MR1B[2] = 1 transmits a one in the A/D bit position, which identifies the corresponding data bits as an address. The CPU should program the mode register prior to loading the corresponding data bits into the Tx FIFO.

In this mode, the receiver continuously looks at the received data stream, whether it is enabled or disabled. If disabled, it sets the RxRDY status bit and loads the character into the Rx FIFO if the received A/D bit is a one (address tag), but discards the received character if the received A/D bit is a zero (data tag). If enabled, all received characters are transferred to the CPU via the Rx FIFO. In either case, the data bits are loaded into the data FIFO while the A/D bit is loaded into the status FIFO position normally used for parity error (SRA[5] or SRB[5]). Framing error, overrun error, and break detect operate normally whether or not the receive is enabled.

7. Programming

7.1 Register overview

The operation of the DUART is programmed by writing control words into the appropriate registers. Operational feedback is provided via status registers which can be read by the CPU. The addressing of the registers is described in Table 4.

The contents of certain control registers are initialized to zero on RESET. Care should be exercised if the contents of a register are changed during operation, since certain changes may cause operational problems.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

For example, changing the number of bits per character while the transmitter is active may cause the transmission of an incorrect character. In general, the contents of the MR, the CSR, and the OPCR should only be changed while the receiver(s) and transmitter(s) are not enabled, and certain changes to the ACR should only be made while the C/T is stopped.

Each channel has three mode registers (MR0, MR1 and MR2) which control the basic configuration of the channel. Access to these registers is controlled by independent MR address pointers. These pointers are set to 0x0 or 0x1 by MR control commands in the command register Miscellaneous Commands. Each time the MR registers are accessed the MR pointer increments, stopping at MR2. It remains pointing to MR2 until set to 0x0 or 0x1 via the miscellaneous commands of the command register. The pointer is set to 0x1 on reset for compatibility with previous Philips Semiconductors UART software.

Mode, command, clock select, and status registers are duplicated for each channel to provide total independent operation and control. Refer to Section 7.2 for register bit overview. The reserved registers at addresses 0x2 and 0xA should never be read during normal operation since they are reserved for internal diagnostics.

Table 4. SC28L92 register addressing READ (RDN = 0), WRITE (WRN = 0)[1]

Binary addressRead operation (RDN = 0 and CEN = 0)Write operation (WRN = 0 and CEN = 0)000Mode Register A (MR0A, MR1A, MR2A)Mode Register A (MR0A, MR1A, MR2A)0001Status Register A (SRA)Clock Select Register A (CSRA)0010reservedCommand Register A (TxFIFOA)0011Rx Holding Register A (RxFIFOA)Tx Holding Register A (TxFIFOA)0100Input Port Change Register (IPCR)Auxiliary Control Register (ACR)0101Interrupt Status Register (IPCR)Auxiliary Control Register (CTPU)0110Counter/Timer Upper (CTU)C/T Upper Preset Register (CTPU)0111Counter/Timer Lower (CTL)C/T Lower Preset Register (CTPL)100Mode Register B (MR0B, MR1B, MR2B)Mode Register B (MR0B, MR1B, MR2B)1001Status Register B (SRB)Clock Select Register B (CSRB)1011Rx Holding Register B (RxFIFOB)Tx Holding Register B (TxFIFOB)1100Interrupt vector (68xxx mode)110Miscellaneous register (Intel mode), IVR Motorola mode110Start counter commandSet Output Port Bits Command (SOPR)111stop counter commandReset output Port Bits Command (ROPR)						
0001Status Register A (SRA)Clock Select Register A (CSRA)0010reservedCommand Register A (CRA)0011Rx Holding Register A (RxFIFOA)Tx Holding Register A (TxFIFOA)0100Input Port Change Register (IPCR)Auxiliary Control Register (ACR)0101Interrupt Status Register (ISR)Interrupt Mask Register (IMR)0110Counter/Timer Upper (CTU)C/T Upper Preset Register (CTPU)0111Counter/Timer Lower (CTL)C/T Lower Preset Register (CTPL)100Mode Register B (MR0B, MR1B, MR2B)Mode Register B (MR0B, MR1B, MR2B)1001Status Register B (SRB)Clock Select Register B (CSRB)1011Rx Holding Register B (RxFIFOB)Tx Holding Register B (CRB)1011Rx Holding Register B (RxFIFOB)Tx Holding Register B (TxFIFOB)1100Interrupt vector (68xxx mode)Interrupt vector (68xxx mode)1100Miscellaneous register (Intel mode), IVR Motorola mode1101Input Port Register (IPR)Output Port Configuration Register (OPCR)110start counter commandSet Output Port Bits Command (SOPR)	Bina	ary ad	dress		Read operation (RDN = 0 and CEN = 0)	Write operation (WRN = 0 and CEN = 0)
Command Register A (CRA) O 1 1 Rx Holding Register A (RxFIFOA) Tx Holding Register A (TxFIFOA) Input Port Change Register (IPCR) Auxiliary Control Register (ACR) Interrupt Mask Register (IMR) Interrupt Mask Register (IMR) Interrupt Mask Register (TPU) C/T Upper Preset Register (CTPU) C/T Lower Preset Register (CTPL) Mode Register B (MR0B, MR1B, MR2B) Mode Register B (MR0B, MR1B, MR2B) Status Register B (SRB) Clock Select Register B (CSRB) Command Register B (CRB) Rx Holding Register B (RxFIFOB) Tx Holding Register B (TxFIFOB) Rx Holding Register B (RxFIFOB) Interrupt vector (68xxx mode) Interrupt vector (68xxx mode) Interrupt Vector (G8xxx mode) Input Port Register (IPR) Output Port Configuration Register (OPCR) Set Output Port Bits Command (SOPR)	0	0	0	0	Mode Register A (MR0A, MR1A, MR2A)	Mode Register A (MR0A, MR1A, MR2A)
011Rx Holding Register A (RxFIFOA)Tx Holding Register A (TxFIFOA)0100Input Port Change Register (IPCR)Auxiliary Control Register (ACR)0101Interrupt Status Register (ISR)Interrupt Mask Register (IMR)0110Counter/Timer Upper (CTU)C/T Upper Preset Register (CTPU)0111Counter/Timer Lower (CTL)C/T Lower Preset Register (CTPL)100Mode Register B (MR0B, MR1B, MR2B)Mode Register B (MR0B, MR1B, MR2B)1001Status Register B (SRB)Clock Select Register B (CSRB)1010reservedCommand Register B (CRB)1011Rx Holding Register B (RxFIFOB)Tx Holding Register B (TxFIFOB)1100Interrupt vector (68xxx mode)Interrupt vector (68xxx mode)1100Miscellaneous register (Intel mode), IVR Motorola modeMiscellaneous register (Intel mode), IVR Motorola mode1101Input Port Register (IPR)Output Port Configuration Register (OPCR)110start counter commandSet Output Port Bits Command (SOPR)	0	0	0	1	Status Register A (SRA)	Clock Select Register A (CSRA)
0100Input Port Change Register (IPCR)Auxiliary Control Register (ACR)0101Interrupt Status Register (ISR)Interrupt Mask Register (IMR)0110Counter/Timer Upper (CTU)C/T Upper Preset Register (CTPU)0111Counter/Timer Lower (CTL)C/T Lower Preset Register (CTPL)1000Mode Register B (MR0B, MR1B, MR2B)Mode Register B (MR0B, MR1B, MR2B)1001Status Register B (SRB)Clock Select Register B (CSRB)1010reservedCommand Register B (CRB)1011Rx Holding Register B (RxFIFOB)Tx Holding Register B (TxFIFOB)1100Interrupt vector (68xxx mode)1100Miscellaneous register (Intel mode), IVR Motorola mode1101Input Port Register (IPR)Output Port Configuration Register (OPCR)110start counter commandSet Output Port Bits Command (SOPR)	0	0	1	0	reserved	Command Register A (CRA)
0101Interrupt Status Register (ISR)Interrupt Mask Register (IMR)0110Counter/Timer Upper (CTU)C/T Upper Preset Register (CTPU)0111Counter/Timer Lower (CTL)C/T Lower Preset Register (CTPL)1000Mode Register B (MR0B, MR1B, MR2B)Mode Register B (MR0B, MR1B, MR2B)1001Status Register B (SRB)Clock Select Register B (CSRB)1010reservedCommand Register B (CRB)1011Rx Holding Register B (RxFIFOB)Tx Holding Register B (TxFIFOB)1100Interrupt vector (68xxx mode)Interrupt vector (68xxx mode)1100Miscellaneous register (Intel mode), IVR Motorola mode1101Input Port Register (IPR)Output Port Configuration Register (OPCR)110start counter commandSet Output Port Bits Command (SOPR)	0	0	1	1	Rx Holding Register A (RxFIFOA)	Tx Holding Register A (TxFIFOA)
0110Counter/Timer Upper (CTU)C/T Upper Preset Register (CTPU)0111Counter/Timer Lower (CTL)C/T Lower Preset Register (CTPL)1000Mode Register B (MR0B, MR1B, MR2B)Mode Register B (MR0B, MR1B, MR2B)1001Status Register B (SRB)Clock Select Register B (CSRB)1010reservedCommand Register B (CRB)1011Rx Holding Register B (RxFIFOB)Tx Holding Register B (TxFIFOB)1100Interrupt vector (68xxx mode)Interrupt vector (68xxx mode)1100Miscellaneous register (Intel mode), IVR Motorola modeMiscellaneous register (Intel mode), IVR Motorola mode1101Input Port Register (IPR)Output Port Configuration Register (OPCR)110start counter commandSet Output Port Bits Command (SOPR)	0	1	0	0	Input Port Change Register (IPCR)	Auxiliary Control Register (ACR)
0111Counter/Timer Lower (CTL)C/T Lower Preset Register (CTPL)1000Mode Register B (MR0B, MR1B, MR2B)Mode Register B (MR0B, MR1B, MR2B)1001Status Register B (SRB)Clock Select Register B (CSRB)1010reservedCommand Register B (CRB)1011Rx Holding Register B (RxFIFOB)Tx Holding Register B (TxFIFOB)1100Interrupt vector (68xxx mode)Interrupt vector (68xxx mode)1100Miscellaneous register (Intel mode), IVR Motorola modeMiscellaneous register (Intel mode), IVR Motorola mode1101Input Port Register (IPR)Output Port Configuration Register (OPCR)110start counter commandSet Output Port Bits Command (SOPR)	0	1	0	1	Interrupt Status Register (ISR)	Interrupt Mask Register (IMR)
100Mode Register B (MR0B, MR1B, MR2B)Mode Register B (MR0B, MR1B, MR2B)1001Status Register B (SRB)Clock Select Register B (CSRB)1010reservedCommand Register B (CRB)1011Rx Holding Register B (RxFIFOB)Tx Holding Register B (TxFIFOB)1100Interrupt vector (68xxx mode)Interrupt vector (68xxx mode)1100Miscellaneous register (Intel mode), IVR Motorola modeMiscellaneous register (Intel mode), IVR Motorola mode1101Input Port Register (IPR)Output Port Configuration Register (OPCR)110start counter commandSet Output Port Bits Command (SOPR)	0	1	1	0	Counter/Timer Upper (CTU)	C/T Upper Preset Register (CTPU)
1 0 0 1 Status Register B (SRB) Clock Select Register B (CSRB) Command Register B (CRB) Tx Holding Register B (TxFIFOB) Tx Holding Register B (TxFIFOB) Tx Holding Register B (TxFIFOB) Interrupt vector (68xxx mode) Interrupt vector (68xxx mode) Miscellaneous register (Intel mode), IVR Motorola mode Motorola mode Input Port Register (IPR) Output Port Configuration Register (OPCR) Set Output Port Bits Command (SOPR)	0	1	1	1	Counter/Timer Lower (CTL)	C/T Lower Preset Register (CTPL)
1010reservedCommand Register B (CRB)1011Rx Holding Register B (RxFIFOB)Tx Holding Register B (TxFIFOB)1100Interrupt vector (68xxx mode)Interrupt vector (68xxx mode)1100Miscellaneous register (Intel mode), IVR Motorola modeMiscellaneous register (Intel mode), IVR Motorola mode1101Input Port Register (IPR)Output Port Configuration Register (OPCR)110start counter commandSet Output Port Bits Command (SOPR)	1	0	0	0	Mode Register B (MR0B, MR1B, MR2B)	Mode Register B (MR0B, MR1B, MR2B)
1011Rx Holding Register B (RxFIFOB)Tx Holding Register B (TxFIFOB)1100Interrupt vector (68xxx mode)Interrupt vector (68xxx mode)1100Miscellaneous register (Intel mode), IVR Motorola modeMiscellaneous register (Intel mode), IVR Motorola mode1101Input Port Register (IPR)Output Port Configuration Register (OPCR)110start counter commandSet Output Port Bits Command (SOPR)	1	0	0	1	Status Register B (SRB)	Clock Select Register B (CSRB)
1 1 0 0 Interrupt vector (68xxx mode) Interrupt vector (68xxx mode) 1 1 0 0 Miscellaneous register (Intel mode), IVR Motorola mode Miscellaneous register (Intel mode), IVR Motorola mode 1 1 0 1 Input Port Register (IPR) Output Port Configuration Register (OPCR) 1 1 0 start counter command Set Output Port Bits Command (SOPR)	1	0	1	0	reserved	Command Register B (CRB)
1 1 0 0 Miscellaneous register (Intel mode), IVR Motorola mode 1 1 0 1 Input Port Register (IPR) Miscellaneous register (Intel mode), IVR Motorola mode 1 1 0 1 Start counter command Set Output Port Bits Command (SOPR)	1	0	1	1	Rx Holding Register B (RxFIFOB)	Tx Holding Register B (TxFIFOB)
Motorola mode Motorola mode 1 1 0 1 Input Port Register (IPR) Output Port Configuration Register (OPCR) 1 1 0 start counter command Set Output Port Bits Command (SOPR)	1	1	0	0	Interrupt vector (68xxx mode)	Interrupt vector (68xxx mode)
1 1 0 start counter command Set Output Port Bits Command (SOPR)	1	1	0	0	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •
	1	1	0	1	Input Port Register (IPR)	Output Port Configuration Register (OPCR)
1 1 1 stop counter command Reset output Port Bits Command (ROPR)	1	1	1	0	start counter command	Set Output Port Bits Command (SOPR)
	1	1	1	1	stop counter command	Reset output Port Bits Command (ROPR)

^[1] The three MR registers are accessed via the MR Pointer and Commands 0x1n and 0xBn (where n = represents receiver and transmitter enable bits).

Table 5. Registers for channels A and B

Register name	Channel A register	Channel B register	Access
Mode Register	MRnA	MRnB	R/W
Status Register	SRA	SRB	R only
Clock Select	CSRA	CSRB	W only

SC28L92_7 © NXP B.V. 2007. All rights reserved.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

 Table 5.
 Registers for channels A and B ...continued

Register name	Channel A register	Channel B register	Access
Command Register	CRA	CRB	W only
Receiver FIFO	RxFIFOA	RxFIFOB	R only
Transmitter FIFO	TxFIFOA	TxFIFOB	W only

Table 6. Registers supporting both channels

Register name	Mnemonic	Access
Input Port Change Register	IPCR	R
Auxiliary Control Register	ACR	W
Interrupt Status Register	ISR	R
Interrupt Mask Register	IMR	W
Counter/Timer Upper value	CTU	R
Counter/Timer Lower value	CTL	R
Counter/Timer Preset Upper	CTPU	W
Counter/Timer Preset Lower	CTPL	W
Input Port Register	IPR	R
Output Configuration Register	OPCR	W
Set Output Port	SOPR	W
Reset Output Port	ROPR	W
Interrupt vector or GP register	IVR/GP	R/W

7.2 Condensed register bit formats

Table 7. MR0 - Mode Register 0

7	6	5	4	3	2	1	0
RxWATCHDOG	RxINT[2]	TxIN	T[1:0]	FIFOSIZE	BAUDRATE EXTENDED II	TEST2	BAUDRATE EXTENDED I

Table 8. MR1 - Mode Register 1

7	6	5	4	3	2	1	0
RxRTS control	RxINT[1]	ERRORMODE	PARITY	MODE	PARITYTYPE	bits per	character

Table 9. MR2 - Mode Register 2

7	6	5	4	3	2	1	0
channe	el mode	RTSN Control Tx	CTSN Enable Tx		stop bit	length	

Table 10. CSR - Clock Select Register

7	6	5	4	3	2	1	0
	receiver cloc	k select code			transmitter clo	ck select code	

SC28L92_7 © NXP B.V. 2007. All rights reserved.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

Table 11.	CR -	Command	Register
-----------	------	---------	----------

7	6	5	4	3	2	1	0
	channel con	nmand code		disable Tx	enable Tx	disable Rx	enable Rx

Table 12. SR - channel Status Register

7	6	5	4	3	2	1	0
received break	framing error	parity error	overrun error	TxEMT	TxRDY	RxFULL	RxRDY

Table 13. IMR - Interrupt Mask Register (enables interrupts)

7	6	5	4	3	2	1	0
change input port	change break B	RxRDYB	TxRDTYB	counter ready	change break A	RxRDYA	TxRDYA

Table 14. ISR - Interrupt Status Register

7	6	5	4	3	2	1	0
input port change	change break B	RxRDYB FFULLB	TxRDTYB	counter ready	change break A	RxRDYA FFULLA	TxRDYA

Table 15. CTPU - Counter/Timer Preset Register, Upper

7	6	5	4	3	2	1	0
			8 MSB of the Bl	RG timer divisor			

Table 16. CTPL - Counter/Timer Preset Register, Lower

7	6	5	4	3	2	1	0
			8 LSB of the BF	RG timer divisor			

Table 17. ACR - Auxiliary Control Register and change of state control

7	6	5	4	3	2	1	0
BRG set select		er mode and c ee <u>Table 54 on</u>		enable IP3 COS interrupt	enable IP2 COS interrupt	enable IP1 COS interrupt	enable IP0 COS interrupt

Table 18. IPCR - Input Port Change Register

7	6	5	4	3	2	1	0
delta IP3	delta IP2	delta IP1	delta IP0	state of IP3	state of IP2	state of IP1	state of IP0

Table 19. IPR - Input Port Register

7	6	5	4	3	2	1	0
state of IP7	state of IP6	state of IP5	state of IP4	state of IP3	state of IP2	state of IP1	state of IP0

Table 20. SOPR - Set Output Port bits Register (SOPR)

7	6	5	4	3	2	1	0
set OP7	set OP6	set OP5	set OP4	set OP3	set OP2	set OP1	set OP0

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

Table 21. ROPR - Reset Output Port bits Register (ROPR)

7	6	5	4	3	2	1	0
reset OP7	reset OP6	reset OP5	reset OP4	reset OP3	reset OP2	reset OP1	reset OP0

Table 22. OPCR - Output Port Configuration Register

OP1 and OP0 are the RTSN output and are controlled by the MR register

7	6	5	4	3	2	1	0
configure	configure	configure	configure	configure	configure	configure	configure
OP7	OP6	OP5	OP4	OP3	OP3	OP2	OP2

7.3 Register descriptions

7.3.1 Mode registers

7.3.1.1 Mode Register 0 channel A (MR0A)

Table 23. MR0A - Mode Register 0 channel A (address 0x0) bit allocation

MR0 is accessed by setting the MR pointer to logic 0 via the command register command B.

7	6	5	4	3	2	1	0
RxWATCHDOG	RxINT[2]	TxIN	Γ[1:0]	FIFOSIZE	BAUDRATE EXTENDED II	TEST2	BAUDRATE EXTENDED I

Table 24. MR0A - Mode Register 0 channel A (address 0x0) bit description

Description This bit controls the receiver watchdog timer. 0 = disable 1 = enable When enabled, the watchdog timer will generate a receiver interrupt the receiver FIFO has not been accessed within 64 bit times of the receiver 1× clock. The watchdog timer is used to alert the control processor that data is in the Rx FIFO that has not been read. This situation will occur when the byte count of the last part of a messag is not large enough to generate an interrupt. The watchdog timer presents itself as a receiver interrupt with the RxRDY bit set in SR and ISR.
0 = disable 1 = enable When enabled, the watchdog timer will generate a receiver interrupt the receiver FIFO has not been accessed within 64 bit times of the receiver 1× clock. The watchdog timer is used to alert the control processor that data is in the Rx FIFO that has not been read. This situation will occur when the byte count of the last part of a messag is not large enough to generate an interrupt. The watchdog timer presents itself as a receiver interrupt with the
the receiver FIFO has not been accessed within 64 bit times of the receiver 1× clock. The watchdog timer is used to alert the control processor that data is in the Rx FIFO that has not been read. This situation will occur when the byte count of the last part of a messag is not large enough to generate an interrupt. The watchdog timer presents itself as a receiver interrupt with the
·
Bit 2 of receiver FIFO interrupt level. This bit along with bit 6 of MR sets the fill level of the FIFO that generates the receiver interrupt.
Note that this control is split between MR0 and MR1. This is for backward compatibility to the SC26C92 and SCC2681.
For the receiver these bits control the number of FIFO positions fille when the receiver will attempt to interrupt. After the reset the receiver FIFO is empty. The default setting of these bits cause the receiver attempt to interrupt when it has one or more bytes in it; see Table 2
Transmitter interrupt fill level. For the transmitter these bits control the number of FIFO positions empty when the receiver will attempt to interrupt; see <u>Table 26</u> . After the reset the transmit FIFO has 8 byte empty. It will then attempt to interrupt as soon as the transmitter is enabled. The default setting (TxINT[1:0] = 00) condition the transmitter to attempt to interrupt only when it is completely empty. A soon as one byte is loaded, it is no longer empty and hence will withdraw its interrupt request.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

Table 24. MR0A - Mode Register 0 channel A (address 0x0) bit description ...continued

Bit	Symbol	Description
3	FIFOSIZE	FIFO size for channel A and channel B. Selects the FIFO depth at 8-byte or 16-byte.
		0 = 8 bytes
		1 = 16 bytes
2	BAUDRATE EXTENDED I	Bits MR0[2:0] are used to select one of the six baud rate groups. See Table 35 for the group organization.
1	TEST2	000 = Normal mode
0	BAUDRATE	001 = Extended mode I
	EXTENDED II	100 = Extended mode II
		Other combinations of MR0[2:0] should not be used.

Table 25. Receiver FIFO interrupt fill level[1]

RxINT[2:1] (bits MR0[6] and MR1[6])	Interrupt condition
FIFOSIZE = 0 (8 bytes)	
00	1 or more bytes in FIFO (RxRDY)
01	3 or more bytes in FIFO
10	6 or more bytes in FIFO
11	8 bytes in FIFO (RxFULL)
FIFOSIZE = 1 (16 bytes)	
00	1 or more bytes in FIFO (RxRDY)
01	8 or more bytes in FIFO
10	12 or more bytes in FIFO
11	16 bytes in FIFO (RxFULL)

^[1] Interrupt fill level must be set when the transmit and receive FIFOs are empty, otherwise the new level takes effect only after a read or a write to the FIFO.

Table 26. Transmitter FIFO interrupt fill level[1]

TxINT[1:0] (bits MR0[5:4])	Interrupt condition		
FIFOSIZE = 0 (8 bytes)			
00	8 bytes empty (TxEMPTY)		
01	4 or more bytes empty		
10	6 or more bytes empty		
11	1 or more bytes empty (TxRDY)		
FIFOSIZE = 1 (16 bytes)			
00	16 bytes empty (TxEMPTY)		
01	8 or more bytes empty		
10	12 or more bytes empty		
11	1 or more bytes empty (TxRDY)		

^[1] Interrupt fill level must be set when the transmit and receive FIFOs are empty, otherwise the new level takes effect only after a read or a write to the FIFO.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

7.3.1.2 Mode Register 1 channel A (MR1A)

Table 27. MR1A - Mode Register 1 channel A (address 0x0) bit allocation

MR1A is accessed when the channel A MR pointer points to MR1. The pointer is set to MR1 by RESET or by a set pointer command applied via CR command 1. After reading or writing MR1A, the pointer will point to MR2A[1].

7	6	5	4	3	2	1	0
RxRTS control	RxINT[1]	ERRORMODE	PARITY	/MODE	PARITYTYPE	bits per	character

^[1] In block error mode, block error conditions must be cleared by using the error reset command (command 0x4) or a receiver reset.

Table 28. MR1A - Mode Register 1 channel A (address 0x0) bit description

Symbol	Description
	Description
RxRTS	Channel A receiver request to send control (flow control). This bit controls the deactivation of the RTSAN output (OP0) by the receiver. This output is normally asserted by setting OPR[0] and negated by resetting OPR[0]. Proper automatic operation of flow control requires OPR[0] (channel A) or OPR[1] (channel B) to be set to logic 1.
	0 = No RTS control
	1 = RTS control
	RxRTS = 1 causes RTSAN to be negated (OP0 is driven to a logic 1 [V_{CC}]) upon receipt of a valid start bit if the channel A FIFO is full. This is the beginning of the reception of the 9th byte. If the FIFO is not read before the start of the 10th or 17th byte, an overrun condition will occur and the 10th or 17th or 17th byte will be lost. However, the bit in OPR[0] is not reset and RTSAN will be asserted again when an empty FIFO position is available. This feature can be used for flow control to prevent overrun in the receiver by using the RTSAN output signal to control the CTSN input of the transmitting device.
RxINT[1]	Bit 1 of the receiver interrupt control. See description of RxINT[2] in Table 25 and Table 26.
ERRORMODE	Channel A error mode select.
	0 = character
	1 = block
	This bit selects the operating mode of the three FIFOed status bits (FE, PE, received break) for channel A. In the character mode, status is provided on a character-by-character basis; the status applies only to the character at the top of the FIFO. In the block mode, the status provided in the SR for these bits is the accumulation (logic OR) of the status for all characters coming to the top of the FIFO since the last reset error command for channel A was issued.
PARITYMODE	Channel A parity mode select
	00 = with parity
	01 = force parity
	10 = no parity
	11 = multi-drop special mode
	If with parity or force parity is selected a parity bit is added to the transmitted character and the receiver performs a parity check on incoming data MR1A[4:3] = 11 selects channel A to operate in the special multi-drop mode described in Section 6.3.10 "Multi-drop mode (9-bit or wake-up)".
	RxINT[1] ERRORMODE

SC28L92 NXP Semiconductors

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

Table 28. MR1A - Mode Register 1 channel A (address 0x0) bit description ... continued

Bit	Symbol	Description
2	PARITYTYPE	Channel A parity type select
		0 = even
		1 = odd
		This bit selects the parity type (odd or even) if the with parity mode is programmed by MR1A[4:3], and the polarity of the forced parity bit if the force parity mode is programmed. It has no effect if the no parity mode is programmed. In the special multi-drop mode it selects the polarity of the A/D bit.
1:0	-	Channel A bits per character select.
		00 = 5 bits
		01 = 6 bits
		10 = 7 bits
		11 = 8 bits
		This field selects the number of data bits per character to be transmitted and received. The character length does not include the start, parity, and stop bits.

7.3.1.3 Mode Register 2 channel A (MR2A)

Table 29. MR2A - Mode Register 2 channel A (address 0x0) bit allocation

MR2A is accessed when the channel A MR pointer points to MR2, which occurs after any access to MR1A. Accesses to MR2A do not change the pointer.

7	6	5	4	3	2	1	0
channe	channel mode		CTSN Enable Tx		stop bit	length	

Table 30. MR2A - Mode Register 2 channel A (address 0x0) bit description

Bit	Symbol	Description
7 and 6 -		Channel A mode select. Each channel of the DUART can operate in one of the following four modes:
		00 = Normal mode (default)
		01 = Automatic echo mode
		10 = Local loopback mode
		11 = Remote loopback mode
		Table 31 gives a description of the channel modes
		The user must exercise care when switching into and out of the various modes. The selected mode will be activated immediately upon mode selection, even if this occurs in the middle of a received or transmitted character. Likewise, if a mode is deselected the device will switch out of the

mode until the entire stop has been retransmitted.

mode immediately. An exception to this is switching out of auto echo or remote loopback modes: if the deselection occurs just after the receiver has sampled the stop bit (indicated in auto echo by assertion of RxRDY), and the transmitter is enabled, the transmitter will remain in auto echo

© NXP B.V. 2007. All rights reserved.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

Table 30. MR2A - Mode Register 2 channel A (address 0x0) bit description ...continued

Bit	Symbol	Description
5	- Jilliooi	Channel A transmitter Request To Send (RTS) control.
5	-	0 = No RTS control
		1 = RTS control
		This bit controls the deactivation of the RTSAN output (OP0) by the transmitter. This output is normally asserted by setting OPR[0] and negated by resetting OPR[0]. MR2A[5] = 1 caused OPR[0] to be reset automatically one bit time after the characters in the channel A transmit shift register and in the Tx FIFO, if any, are completely transmitted including the programmed number of stop bits, if the transmitter is not enabled
		This feature can be used to automatically terminate the transmission of a message as follows (line turnaround):
		 Program auto-reset mode: MR2A[5] = 1
		2. Enable transmitter
		3. Assert RTSAN: OPR[0] = 1
		4. Send message
		Disable transmitter after the last character is loaded into the channel A Tx FIFO
		The last character will be transmitted and OPR[0] will be reset one bit time after the last stop bit, causing RTSAN to be negated
4	-	Channel A transmitter Clear To Send (CTS) control.
		0 = Input CTSAN(IP0) has no effect on the transmitter
		1 = CTS control enabled
		If this bit is a 1, the transmitter checks the state of CTSAN (IP0) each time it is ready to send a character. If IP0 is asserted (LOW), the character is transmitted. If it is negated (HIGH), the TxDA output remains in the marking state and the transmission is delayed until CTSAN goes LOW. Changes in CTSAN while a character is being transmitted do not affect the transmission of that character.
3 to 0	-	Stop bit length select. This field programs the length of the stop bit appended to the transmitted character. Stop bit lengths of $^9\!\!/_{16}$ to 1 and $1-^9\!\!/_{16}$ to 2 bits, in increments of $^1\!\!/_{16}$ bit, can be programmed for character lengths of 6, 7, and 8 bits. For a character lengths of 5 bits, $1-^1\!\!/_{16}$ to 2 stop bits can be programmed in increments of $^1\!\!/_{16}$ bit. In all cases, the receiver only checks for a mark condition at the center of the stop bit position (one half-bit time after the last data bit, or after the parity bit if enabled is sampled). Refer to Table 32 for the values.
		If an external 1× clock is used for the transmitter:
		MR2A[3] = 0 selects one stop bit
		MR2A[3] = 1 selects two stop bits

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

Table 31. DUART mode description

	<u> </u>
Mode	Description
Normal	The transmitter and receiver operating independently.
Automatic echo	Places the channel in the automatic echo mode, which automatically retransmits the received data. The following conditions are true while in automatic echo mode:
	 Received data is reclocked and retransmitted on the TxDA output
	2. The receive clock is used for the transmitter
	3. The receiver must be enabled, but the transmitter need not be enabled
	4. The channel A TxRDY and TxEMT status bits are inactive
	The received parity is checked, but is not regenerated for transmission, i.e. transmitted parity bit is as received
	6. Character framing is checked, but the stop bits are retransmitted as received
	7. A received break is echoed as received until the next valid start bit is detected
	CPU to receiver communication continues normally, but the CPU to transmitter link is disabled
Local	Selects local loopback diagnostic mode. In this mode:
loopback	1. The transmitter output is internally connected to the receiver input
	2. The transmit clock is used for the receiver
	3. The TxDA output is held HIGH
	4. The RxDA input is ignored
	5. The transmitter must be enabled, but the receiver need not be enabled
	6. CPU to transmitter and receiver communications continue normally
Remote	Selects remote loopback diagnostic mode. In this mode:
loopback	 Received data is reclocked and retransmitted on the TxDA output
	2. The receive clock is used for the transmitter
	Received data is not sent to the local CPU, and the error status conditions are inactive
	 The received parity is not checked and is not regenerated for transmission, i.e., transmitted parity is as received
	5. The receiver must be enabled
	6. Character framing is not checked, and the stop bits are retransmitted as received
	7. A received break is echoed as received until the next valid start bit is detected

Table 32. Stop bit length

MR2A[3:0] (hexadecimal)	Stop bit length[1]
0	0.563
1	0.625
2	0.688
3	0.750
4	0.813
5	0.875
6	0.938
7	1.000
8	1.563
9	1.653
A	1.688

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

Table 32. Stop bit length ... continued

MR2A[3:0] (hexadecimal)	Stop bit length[1]
В	1.750
С	1.813
D	1.875
Е	1.938
F	2.000

^[1] Add 0.5 to values shown for 0 to 7 if channel is programmed for 5 bit per character

7.3.1.4 Mode Register 0 channel B (MR0B)

MR0B (address 0x8) is accessed when the channel B MR pointer points to MR1. The pointer is set to MR0 by RESET or by a set pointer command applied via CRB. After reading or writing MR0B, the pointer will point to MR1B.

The bit definitions for this register are identical to MR0A, except the FIFO size bit and that all control actions apply to the channel B receiver, transmitter, the corresponding inputs and outputs. MR0B[2:0] are reserved.

7.3.1.5 Mode Register 1 channel B (MR1B)

MR1B (address 0x8) is accessed when the channel B MR pointer points to MR1. The pointer is set to MR1 by RESET or by a set pointer command applied via CRB. After reading or writing MR1B, the pointer will point to MR2B.

The bit definitions for this register are identical to MR1A, except that all control actions apply to the channel B receiver and transmitter and the corresponding inputs and outputs.

7.3.1.6 Mode Register 2 channel B (MR2B)

MR2B (address 0x8) is accessed when the channel B MR pointer points to MR2, which occurs after any access to MR1B. Accesses to MR2B do not change the pointer.

The bit definitions for mode register are identical to the bit definitions for MR2A, except that all control actions apply to the channel B receiver and transmitter and the corresponding inputs and outputs.

32 of 73

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

7.3.2 Clock select registers

Table 33. CSRA - Clock select register channel A (address 0x1) and CSRB - Clock select register channel B (address 0x9) bit allocation

7	6	5	4	3	2	1	0
	receiver cloc	k select code		tra	ansmitter clo	ck select code	е

7.3.2.1 Clock Select Register channel A (CSRA)

Table 34. CSRA - Clock select register channel A (address 0x1) bit description

Bit	Symbol	Description
7 to 4	-	Receiver clock select. The baud rate clock for the channel A receiver is as shown in Table 35, except as follows: 1110 = IP4 - 16× 1111 = IP4 - 1×
		The receiver clock is always a 16× clock except for CSRA[7:4] = 1111
3 to 0	-	Transmitter clock select. The baud rate clock for the channel A transmitter is as shown in $\underline{\text{Table 35}}$, except as follows:
		1110 = IP3 - 16×
		1111 = IP3 - 1×
		The transmitter clock is always a 16× clock except for CSRA[3:0] = 1111

Table 35. Baud rate (based on a 3.6864 MHz crystal clock)

See Table 36 for bit rate characteristics.

CSR[7:4]	MR0[0] = 0 (No	rmal mode)	MR0[0] = 1 (Ex	tended mode I)	MR0[2] = 1 (Extended mode II)	
CSR[3:0]	ACR[7] = 0	ACR[7] = 1	ACR[7] = 0	ACR[7] = 1	ACR[7] = 0	ACR[7] = 1
0000	50	75	300	450	4,800	7,200
0001	110	110	110	110	880	880
0010	134.5	134.5	134.5	134.5	1,076	1,076
0011	200	150	1200	900	19.200	14.400
0100	300	300	1800	1800	28.800	28.800
0101	600	600	3600	3600	57.600	57.600
0110	1,200	1,200	7200	7,200	115,200	115,200
0111	1,050	2,000	1,050	2,000	1,050	2,000
1000	2,400	2,400	14,400	14,400	57,600	57,600
1001	4,800	4,800	28,800	28,800	4,800	4,800
1010	7,200	1,800	7,200	1,800	57,600	14,400
1011	9,600	9,600	57,600	57,600	9,600	9,600
1100	38,400	19,200	230,400	115,200	38,400	19,200
1101	Timer	Timer	Timer	Timer	Timer	Timer

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

Table 36. Bit rate generator characteristics[1]

Crystal or clock = 3.6864 MHz.

Normal rate (baud)	Actual 16× clock (kHz)	Error (%)
50	0.8	0
75	1.2	0
110	1.759	-0.069
134.5	2.153	0.059
150	2.4	0
200	3.2	0
300	4.8	0
600	9.6	0
1050	16.756	-0.260
1200	19.2	0
1800	28.8	0
2000	32.056	0.175
2400	38.4	0
4800	76.8	0
7200	115.2	0
9600	153.6	0
19200	307.2	0
38400	614.4	0

^[1] Duty cycle of 16× clock is 50 % \pm 1 %.

7.3.2.2 Clock Select Register channel B (CSRB)

Table 37. CSRB - Clock select register channel B (address 0x9) bit description

Bit	Symbol	Description
7 to 4 -		Receiver clock select. The baud rate clock for the channel B receiver is as shown in Table 35 , except as follows:
		$1110 = IP6 - 16 \times$
		1111 = IP6 - 1×
		The receiver clock is always a 16× clock except for CSRB[7:4] = 1111
3 to 0	-	Transmitter clock select. The baud rate clock for the channel A transmitter is as shown in Table 35 , except as follows:
		1110 = IP5 - 16×
		1111 = IP5 - 1×
		The transmitter clock is always a 16× clock except for CSRB[3:0] = 1111

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

7.3.3 Command registers

Table 38. CRA - Command register channel A (address 0x2) and CRB - Command register channel B (address 0xA) bit allocation

7	6	5	4	3	2	1	0
	channel command code			disable Tx	enable Tx	disable Rx	enable Rx

7.3.3.1 Command Register channel A (CRA)

CRA is a register used to supply commands to channel A. Multiple commands can be specified in a single write to CRA as long as the commands are non-conflicting, e.g., the enable transmitter and reset transmitter commands cannot be specified in a single command word.

Table 39. CRA - Command register channel A (address 0x2) bit description

		, , ,
Bit	Symbol	Description
7 to 4	-	Miscellaneous commands. Execution of the commands in the upper four bits of this register must be separated by 3 X1 clock edges. Other reads or writes (including writes to the lower four bits) may be inserted to achieve this separation. A description of miscellaneous commands is given in Table 40 .
3	-	Disable channel A transmitter. This command terminates transmitter operation and reset the TxDRY and TxEMT status bits. However, if a character is being transmitted or if a character is in the Tx FIFO when the transmitter is disabled, the transmission of the character(s) is completed before assuming the inactive state.
2	-	Enable channel A transmitter. Enables operation of the channel A transmitter. The TxRDY and TxEMT status bits will be asserted if the transmitter is idle.
1	-	Disable channel A receiver. This command terminates operation of the receiver immediately-a character being received will be lost. The command has no effect on the receiver status bits or any other control registers. If the special multi-drop mode is programmed, the receiver operates even if it is disabled. See Section 6.3.10 .
0	-	Enable channel A receiver. Enables operation of the channel A receiver. If not in the special wake-up mode, this also forces the receiver into the search for start-bit state.

Table 40. Miscellaneous commands

Command	Description
0000	No command.
0001	Reset MR pointer. Causes the channel A MR pointer to point to MR1.
0010	Reset receiver. Resets the channel A receiver as if a hardware reset had been applied. The receiver is disabled and the FIFO is flushed.
0011	Reset transmitter. Resets the channel A transmitter as if a hardware reset had been applied.
0100	Reset error status. Clears the channel A received break, parity error, and overrun error bits in the status register (SRA[7:4]). Used in character mode to clear OE status (although RB, PE and FE bits will also be cleared) and in block mode to clear all error status after a block of data has been received.
0101	Reset channel A break change interrupt. Causes the channel A break detect change bit in the interrupt status register (ISR[2]) to be cleared to zero.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

 Table 40.
 Miscellaneous commands ...continued

Command	Description
0110	Start break. Forces the TxDA output LOW (spacing). If the transmitter is empty the start of the break condition will be delayed up to two bit times. If the transmitter is active the break begins when transmission of the character is completed. If a character is in the Tx FIFO, the start of the break will be delayed until that character, or any other loaded subsequently are transmitted. The transmitter must be enabled for this command to be accepted.
0111	Stop break. The TxDA line will go HIGH (marking) within two bit times. TxDA will remain HIGH for one bit time before the next character, if any, is transmitted.
1000	Assert RTSN. Causes the RTSN output to be asserted (LOW).
1001	Negate RTSN. Causes the RTSN output to be negated (HIGH).
1010	Set time-out mode on. The receiver in this channel will restart the C/T as each receive character is transferred from the shift register to the Rx FIFO. The C/T is placed in the counter mode, the start counter or stop counter commands are disabled, the counter is stopped, and the counter ready bit, ISR[3], is reset. (see also watchdog timer description in the receiver Section 6.3.7.)
1011	Set MR pointer to 0x0.
1100	Disable time-out mode. This command returns control of the C/T to the regular start counter or stop counter commands. It does not stop the counter, or clear any pending interrupts. After disabling the time-out mode, a stop counter command should be issued to force a reset of the ISR[3] bit.
1101	Not used.
1110	Power-down mode on. In this mode, the DUART oscillator is stopped and all functions requiring this clock are suspended. The execution of commands other than disable Power-down mode (1111) requires a X1/CLK. While in the Power-down mode, do not issue any commands to the CR except the disable Power-down mode command. The contents of all registers will be saved while in this mode. It is recommended that the transmitter and receiver be disabled prior to placing the DUART into Power-down mode. This command is in CRA only.
1111	Disable Power-down mode. This command restarts the oscillator. After invoking this command, wait for the oscillator to start up before writing further commands to the CR. This command is in CRA only. For maximum power reduction input pins should be at V_{SS} or V_{DD} .

7.3.3.2 Command Register channel B (CRB)

CRB is a register used to supply commands to channel B. Multiple commands can be specified in a single write to CRB as long as the commands are non-conflicting, e.g., the enable transmitter and reset transmitter commands cannot be specified in a single command word.

The bit definitions for this register are identical to the bit definitions for CRA, with the exception of miscellaneous commands 0xE and 0xF which are used for Power-down mode. These two commands are not used in CRB. All other control actions that apply to CRA also apply to CRB.

SC28L92 NXP Semiconductors

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

7.3.4 Status registers

7.3.4.1 Status Register channel A (SRA)

Table 41. SRA - Status register channel A (address 0x1) bit allocation

7	6	5	4	3	2	1	0
received break ^[1]	framing error[1]	parity error[1]	overrun error	TxEMTA	TxRDYA	RxFULLA	RxRDYA

^[1] These status bits are appended to the corresponding data character in the receive FIFO. A read of the status provides these bits [7:5] from the top of the FIFO together with bits [4:0]. These bits are cleared by a reset error status command. In character mode they are discarded when the corresponding data character is read from the FIFO. In block error mode, the error-reset command (command 0x4 or receiver reset) must used to clear block error conditions.

Table	42.	SRA	- Status register channel A (address 0x1) bit description
Bit	Syn	nbol	Description
7	-		Channel A received break. 0 = no
			1 = yes This bit indicates that an all zero character of the programmed length has been received without a stop bit. Only a single FIFO position is occupied when a break is received: further entries to the FIFO are inhibited until the RxDA line returns to the marking state for at least one-half a bit time two successive edges of the internal or external 1× clock. This will usually require a HIGH time of one X1 clock period or 3 X1 edges since the clock of the controller is not synchronous to the X1 clock. When this bit is set, the channel A change in break bit in the ISR (ISR[2]) is set. ISR[2] is also set when the end of the break condition, as defined above, is detected.
			The break detect circuitry can detect breaks that originate in the middle of a received character. However, if a break begins in the middle of a character, it must persist until at least the end of the next character time in order for it to be detected. This bit is reset by command 0x4 (0100) written to the command register or by receiver reset.
6	-		Channel A framing error. 0 = no 1 = yes This bit, when set, indicates that a stop bit was not detected (not a logic 1) when the corresponding data character in the FIFO was received. The stop bit check is made in the middle of the first stop bit position.
5	-		Channel A parity error. 0 = no 1 = yes This bit is set when the with parity or force parity mode is programmed and the corresponding character in the FIFO was received with incorrect parity. In the special multi-drop mode the parity error bit stores the receive A/D (Address/Data) bit.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

Table 42. SRA - Status register channel A (address 0x1) bit description ...continued

Bit	Symbol	Description
4	-	Channel A overrun error.
		0 = no
		1 = yes
		This bit, when set, indicates that one or more characters in the received data stream have been lost. It is set upon receipt of a new character when the FIFO is full and a character is already in the receive shift register waiting for an empty FIFO position. When this occurs, the character in the receive shift register (and its break detect, parity error and framing error status, if any) is lost.
		This bit is cleared by a reset error status command.
3	TxEMTA	Channel A transmitter empty.
		0 = no
		1 = yes
		This bit will be set when the transmitter under runs, i.e., both the TxEMT and TxRDY bits are set. This bit and TxRDY are set when the transmitter is first enabled and at any time it is re-enabled after either (a) reset, or (b) the transmitter has assumed the disabled state. It is always set after transmission of the last stop bit of a character if no character is in the Tx Holding Register (TxFIFOA) awaiting transmission.
		It is reset when the Tx Holding Register (TxFIFOA) is loaded by the CPU, a pending transmitter disable is executed, the transmitter is reset, or the transmitter is disabled while in the under run condition.
2	TxRDYA	Channel A transmitter ready.
		0 = no
		1 = yes
		This bit, when set, indicates that the transmit FIFO is not full and ready to be loaded with another character. This bit is cleared when the transmit FIFO is loaded by the CPU and there are (after this load) no more empty locations in the FIFO. It is set when a character is transferred to the transmit shift register. TxRDYA is reset when the transmitter is disabled and is set when the transmitter is first enabled. Characters loaded to the Tx FIFO while this bit is logic 0 will be lost. This bit has different meaning from ISR[0].
1	FFULLA	Channel A FIFO full.
		0 = no
		1 = yes
		This bit is set when a character is transferred from the receive shift register to the receive FIFO and the transfer causes the FIFO to become full, i.e., all eight (or 16) FIFO positions are occupied. It is reset when the CPU reads the receive FIFO. If a character is waiting in the receive shift register because the FIFO is full, FFULLA will not be reset when the CPU reads the receive FIFO. This bit has different meaning from ISR1 when MR1[6] is programmed to a logic 1
0	RxRDYA	Channel A receiver ready.
		0 = no
		1 = yes
		This bit indicates that a character has been received and is waiting in the FIFO to be read by the CPU. It is set when the character is transferred from the receive shift register to the FIFO and reset when the CPU reads the receive FIFO, only if (after this read) there are no more characters in the FIFO - the Rx FIFO becomes empty.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

7.3.4.2 Status Register channel B (SRB)

Table 43. SRB - Status register channel B (address 0x9) bit allocation

7	6	5	4	3	2	1	0
received break[1]	framing error[1]	parity error[1]	overrun error	TxEMTB	TxRDYB	RxFULLB	RxRDYB

[1] These status bits are appended to the corresponding data character in the receive FIFO. A read of the status provides these bits [7:5] from the top of the FIFO together with bits [4:0]. These bits are cleared by a reset error status command. In character mode they are discarded when the corresponding data character is read from the FIFO. In block error mode, the error-reset command (command 0x4 or receiver reset) must used to clear block error conditions.

The bit definitions for this register are identical to the bit definitions for SRA, except that all status applies to the channel B receiver and transmitter and the corresponding inputs and outputs.

7.3.5 Output Configuration Control Register (OPCR)

This register controls the signal presented by the OP[7:2] pins. The signal presented by the OP[1:0] pins is controlled by the Rx, Tx, and the command register. The default condition of the OP pins is to drive the complement of the data in the OPR[7:0] register.

When OP[7:2] pins drive DMA or interrupt type signals, they switch to open-drain configuration. Otherwise, they drive strong logic 0 or logic 1 levels.

Table 44. OPCR - Output configuration control register (address 0xD) bit allocation

7	6	5	4	3	2	1	0
configure OP7	configure OP6	configure OP5	configure OP4	configu	ire OP3	configu	ire OP2

Table 45. OPCR - Output configuration control register (address 0xD) bit description

Table 45.	OPCR -	Output configuration control register (address UXD) bit description
Bit	Symbol	Description
7	-	OP7 output select
		0 = The complement of OPR[7]
		1 = The channel B transmitter interrupt output which is the complement of ISR[4]. When in this mode OP7 acts as an open-drain output. Note that this output is not masked by the contents of the IMR.
6	-	OP6 output select
		0 = The complement of OPR[6]
		1 = The channel A transmitter interrupt output which is the complement of ISR[0]. When in this mode OP6 acts as an open-drain output. Note that this output is not masked by the contents of the IMR.
5	-	OP5 output select
		0 = The complement of OPR[5]
		1 = The channel B receiver interrupt output which is the complement of ISR[5]. When in this mode OP5 acts as an open-drain output. Note that this output is not masked by the contents of the IMR.
4	-	OP4 output select
		0 = The complement of OPR[4]
		1 = The channel A receiver interrupt output which is the complement of ISR[1]. When in this mode OP4 acts as an open-drain output. Note that this output is not masked by the contents of the IMR.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

Table 45. OPCR - Output configuration control register (address 0xD) bit description

Bit	Symbol	Description
3 and 2	-	OP3 output select
		00 = The complement of OPR[3]
		01 = The counter/timer output, in which case OP3 acts as an open-drain output. In the timer mode, this output is a square wave at the programmed frequency. In the counter mode, the output remains HIGH until terminal count is reached, at which time it goes LOW. The output returns to the HIGH state when the counter is stopped by a stop counter command. Note that this output is not masked by the contents of the IMR.
		10 = The 1 \times clock for the channel B transmitter, which is the clock that shifts the transmitted data. If data is not being transmitted, a free running 1 \times clock is output.
		11 = The 1 \times clock for the channel B receiver, which is the clock that samples the received data. If data is not being received, a free running 1 \times clock is output.
1 and 0	-	OP2 output select
		00 = The complement of OPR[2]
		01 = The 16× clock for the channel A transmitter. This is the clock selected by CSRA[3:0], and will be a 1× clock if CSRA[3:0] = 1111.
		10 = The 1 \times clock for the channel A transmitter, which is the clock that shifts the transmitted data. If data is not being transmitted, a free running 1 \times clock is output.
		11 = The 1× clock for the channel A receiver, which is the clock that samples the received data. If data is not being received, a free running 1> clock is output.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

7.3.6 Set Output Port bits Register (SOPR)

Ones in the byte written to this register will cause the corresponding bit positions in the OPR to set to 1. Zeros have no effect. This allows software to set individual bits without keeping a copy of the OPR bit configuration.

Table 46. SOPR - Set output port bits register (address 0xE) bit allocation

7	6	5	4	3	2	1	0
set OP7	set OP6	set OP5	set OP4	set OP3	set OP2	set OP1	set OP0

Table 47. SOPR - Set output port bits register (address 0xE) bit description

Bit	Symbol	Description
7	-	OPR 7
		1 = set bit
		0 = no change
6	-	OPR 6
		1 = set bit
		0 = no change
5	-	OPR 5
		1 = set bit
		0 = no change
4	-	OPR 4
		1 = set bit
		0 = no change
3	-	OPR 3
		1 = set bit
		0 = no change
2	-	OPR 2
		1 = set bit
		0 = no change
1	-	OPR 1
		1 = set bit
		0 = no change
0	-	OPR 0
		1 = set bit
		0 = no change

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

7.3.7 Reset Output Port bits Register (ROPR)

Ones in the byte written to the ROPR will cause the corresponding bit positions in the OPR to set to 0. Zeros have no effect. This allows software to reset individual bits without keeping a copy of the OPR bit configuration.

Table 48. ROPR - Reset output port bits register (address 0xF) bit allocation

7	6	5	4	3	2	1	0
reset OP7	reset OP6	reset OP5	reset OP4	reset OP3	reset OP2	reset OP1	reset OP0

Table 49. ROPR - Reset output port bits register (address 0xF) bit description

Bit	Symbol	Description
7	-	OPR 7
		1 = reset bit
		0 = no change
6	-	OPR 6
		1 = reset bit
		0 = no change
5	-	OPR 5
		1 = reset bit
		0 = no change
4	-	OPR 4
		1 = reset bit
		0 = no change
3	-	OPR 3
		1 = set bit
		0 = no change
2	-	OPR 2
		1 = reset bit
		0 = no change
1	-	OPR 1
		1 = reset bit
		0 = no change
0	-	OPR 0
		1 = reset bit
		0 = no change

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

7.3.8 Output Port Register (OPR)

Table 50. OPR - Output port register (no address) bit allocation

The output pins (OP pins) drive the complement of the data in this register as controlled by SOPR and ROPR.

7	6	5	4	3	2	1	0
OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0

Table 51. OPR - Output port register (no address) bit description

Bit	Symbol	Description
7	-	pin OP7
		0 = pin HIGH
		1 = pin LOW
6	-	pin OP6
		0 = pin HIGH
		1 = pin LOW
5	-	pin OP5
		0 = pin HIGH
		1 = pin LOW
4	-	pin OP4
		0 = pin HIGH
		1 = pin LOW
3	-	pin OP3
		0 = pin HIGH
		1 = pin LOW
2	-	pin OP2
		0 = pin HIGH
		1 = pin LOW
1	-	pin OP1
		0 = pin HIGH
		1 = pin LOW
0	-	pin OP0
		0 = pin HIGH
		1 = pin LOW

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

7.3.9 Auxiliary Control Register (ACR)

Table 52. ACR - Auxiliary control register (address 0x4) bit allocation

7	6	5	4	3	2	1	0
BRG set select	counter/timer r	mode and clock	source select	enable IP3 COS interrupt	enable IP2 COS interrupt	enable IP1 COS interrupt	enable IP0 COS interrupt

Table 53. ACR - Auxiliary control register (address 0x4) bit description

Bit	Symbol	Description
7	-	Baud rate generator set select.
		This bit selects one of two sets of baud rates to be generated by the BRG (see <u>Table 35</u>).
		The selected set of rates is available for use by the channel A and B receivers and transmitters as described for CSRA in <u>Table 34</u> and for CSRB in <u>Table 37</u> . Baud rate generator characteristics are given in <u>Table 36</u> .
6 to 4	-	Counter/timer mode and clock source select.
		This field selects the operating mode of the counter/timer and its clock source as shown in $\underline{\text{Table } 54}$.
3 to 0	-	IP3, IP2, IP1 and IP0 change-of-state interrupt enable. 0 = off 1 = enabled
		This field selects which bits of the input port change register (IPCR) cause the input change bit in the interrupt status register (ISR [7]) to be set. If a bit is in the enabled state the setting of the corresponding bit in the IPCR will also result in the setting of ISR [7], which results in the generation of an interrupt output if IMR [7] = 1. If a bit is in the off state, the setting of that bit in the IPCR has no effect on ISR [7].

Table 54. ACR[6:4] field definition[1]

ACR[6:4]	Mode	Clock source
000	counter	external (IP2)
001	counter	TxCA - 1× clock of channel A transmitter
010	counter	TxCB - 1× clock of channel B transmitter
011	counter	crystal or external clock (X1/CLK) divided by 16
100	timer	external (IP2)
101	timer	external (IP2) divided by 16
110	timer	crystal or external clock (X1/CLK)
111	timer	crystal or external clock (X1/CLK) divided by 16

^[1] The timer mode generates a square wave.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

7.3.10 Input Port Change Register (IPCR)

Table 55. IPCR - Input port change register (address 0x4) bit allocation

7	6	5	4	3	2	1	0
delta IP3	delta IP2	delta IP1	delta IP0	state of IP3	state of IP2	state of IP1	state of IP0

Table 56. IPCR - Input port change register (address 0x4) bit description

Bit	Symbol	Description
7 to 4	-	IP3, IP2, IP1 and IP0 change of state.
		0 = no change
		1 = change
		These bits are set when a change of state, as defined in Section 6.2.9 "Input port" , occurs at the respective input pins. They are cleared when the IPCR is read by the CPU. A read of the IPCR also clears ISR[7], the input change bit in the interrupt status register. The setting of these bits can be programmed to generate an interrupt to the CPU.
3 to 0	-	IP3, IP2, IP1 and IP0 state.
		0 = LOW
		1 = HIGH
		These bits provide the current state of the respective inputs. The information is unlatched and reflects the state of the input pins at the time the IPCR is read.

7.3.11 Interrupt Status Register (ISR)

This register provides the status of all potential interrupt sources. The contents of this register are masked by the Interrupt Mask Register (IMR). If a bit in the ISR is a logic 1 and the corresponding bit in the IMR is also a logic 1, the INTRN output will be asserted (LOW). If the corresponding bit in the IMR is a zero, the state of the bit in the ISR has no effect on the INTRN output. Note that the IMR does not mask the reading of the ISR. The true status will be provided regardless of the contents of the IMR. The contents of this register are initialized to 0x0 when the DUART is reset.

Table 57. ISR - Interrupt status register (address 0x5) bit allocation

7	6	5	4	3	2	1	0
change input port	3 -	RxRDYB	TxRDYB	counter ready	change break A	RxRDYA	TxRDYA

Table 58. ISR - Interrupt status register (address 0x5) bit description

Bit	Symbol	Description
7	-	Input port change status.
		0 = not active
		1 = active
		This bit is a logic 1 when a change of state has occurred at the IP0, IP1, IP2, or IP3 inputs and that event has been selected to cause an interrupt by the programming of ACR[3:0]. The bit is cleared when the CPU reads the IPCR.

SC28L92_7 © NXP B.V. 2007. All rights reserved.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

Table 58. ISR - Interrupt status register (address 0x5) bit description ...continued

Bit Symbol Description Channel B change in break. 0 = not active This bit, when set, indicates that the channel B receiver has det beginning or the end of a received break. It is reset when the C channel B reset break change interrupt command. RXRDYB RXB interrupt. 0 = not active This bit indicates that the channel B receiver is interrupting accelevel programmed by the MR0 and MR1 registers or the watched timed-out. This bit has a different meaning than the receiver reastatus register. TXRDYB TXB interrupt. 0 = not active This bit indicates that the channel B transmitter is interrupting a cinterrupt level programmed in the MR0[5:4] bits. This bit has a contact than the TxRDY bit in the status register. Counter ready. 0 = not active 1 = active In the counter mode, this bit is set when the counter reaches term is reset when the counter is stopped by a stop counter command. In the timer mode, this bit is set once each cycle of the generate (every other time that the counter/timer reaches zero count). The stop counter command. The command, however, does not stop counter/timer. Channel A change in break. 0 = not active This bit, when set, indicates that the channel A receiver has det beginning or the end of a received break. It is reset when the C channel A reset break change interrupt command.	
0 = not active 1 = active This bit, when set, indicates that the channel B receiver has det beginning or the end of a received break. It is reset when the C channel B reset break change interrupt command. 5 RXRDYB RXB interrupt. 0 = not active 1 = active This bit indicates that the channel B receiver is interrupting accelevel programmed by the MR0 and MR1 registers or the watched timed-out. This bit has a different meaning than the receiver reastatus register. 4 TXRDYB TXB interrupt. 0 = not active 1 = active This bit indicates that the channel B transmitter is interrupting a interrupt level programmed in the MR0[5:4] bits. This bit has a contained that the TXRDY bit in the status register. 3 - Counter ready. 0 = not active 1 = active In the counter mode, this bit is set when the counter reaches term is reset when the counter is stopped by a stop counter command. In the timer mode, this bit is set once each cycle of the generate (every other time that the counter/timer reaches zero count). The stop counter command. The command, however, does not stop counter/timer. 2 - Channel A change in break. 0 = not active 1 = active This bit, when set, indicates that the channel A receiver has det beginning or the end of a received break. It is reset when the C channel A reset break change interrupt command. 1 RXRDYA RXA interrupt. 0 = not active	
beginning or the end of a received break. It is reset when the C channel B reset break change interrupt command. RXRDYB RXB interrupt. 0 = not active 1 = active This bit indicates that the channel B receiver is interrupting accelevel programmed by the MR0 and MR1 registers or the watchd timed-out. This bit has a different meaning than the receiver reastatus register. TXRDYB TXB interrupt. 0 = not active 1 = active This bit indicates that the channel B transmitter is interrupting a interrupt level programmed in the MR0[5:4] bits. This bit has a contact than the TxRDY bit in the status register. Counter ready. 0 = not active 1 = active In the counter mode, this bit is set when the counter reaches term is reset when the counter is stopped by a stop counter command. In the timer mode, this bit is set once each cycle of the generate (every other time that the counter/timer reaches zero count). The stop counter command. The command, however, does not stop counter/timer. Channel A change in break. 0 = not active This bit, when set, indicates that the channel A receiver has detate beginning or the end of a received break. It is reset when the C channel A reset break change interrupt command. RXRDYA RXRDYA RXR interrupt. 0 = not active	
0 = not active 1 = active This bit indicates that the channel B receiver is interrupting accelevel programmed by the MR0 and MR1 registers or the watchd timed-out. This bit has a different meaning than the receiver reastatus register. 4 TxRDYB TxB interrupt. 0 = not active 1 = active This bit indicates that the channel B transmitter is interrupting a interrupt level programmed in the MR0[5:4] bits. This bit has a contactive than the TxRDY bit in the status register. 3 - Counter ready. 0 = not active 1 = active In the counter mode, this bit is set when the counter reaches term is reset when the counter is stopped by a stop counter command. In the timer mode, this bit is set once each cycle of the generate (every other time that the counter/timer reaches zero count). The stop counter command. The command, however, does not stop counter/timer. 2 - Channel A change in break. 0 = not active 1 = active This bit, when set, indicates that the channel A receiver has detable beginning or the end of a received break. It is reset when the C channel A reset break change interrupt command. 1 RxRDYA RxA interrupt. 0 = not active	
This bit indicates that the channel B receiver is interrupting accolevel programmed by the MR0 and MR1 registers or the watchd timed-out. This bit has a different meaning than the receiver reastatus register. 4 TXRDYB TXB interrupt. 0 = not active 1 = active This bit indicates that the channel B transmitter is interrupting a interrupt level programmed in the MR0[5:4] bits. This bit has a contained than the TxRDY bit in the status register. 3 - Counter ready. 0 = not active 1 = active In the counter mode, this bit is set when the counter reaches tender is reset when the counter is stopped by a stop counter command. In the timer mode, this bit is set once each cycle of the generate (every other time that the counter/timer reaches zero count). The stop counter command. The command, however, does not stop counter/timer. 2 - Channel A change in break. 0 = not active 1 = active This bit, when set, indicates that the channel A receiver has detended beginning or the end of a received break. It is reset when the Cochannel A reset break change interrupt command. 1 RXRDYA RXA interrupt. 0 = not active	
This bit indicates that the channel B receiver is interrupting accolevel programmed by the MR0 and MR1 registers or the watched timed-out. This bit has a different meaning than the receiver reastatus register. 4 TXRDYB TXB interrupt. 0 = not active 1 = active This bit indicates that the channel B transmitter is interrupting a interrupt level programmed in the MR0[5:4] bits. This bit has a contained than the TxRDY bit in the status register. 3 - Counter ready. 0 = not active 1 = active In the counter mode, this bit is set when the counter reaches tended is reset when the counter is stopped by a stop counter command. In the timer mode, this bit is set once each cycle of the generate (every other time that the counter/timer reaches zero count). The stop counter command. The command, however, does not stop counter/timer. 2 - Channel A change in break. 0 = not active This bit, when set, indicates that the channel A receiver has detended beginning or the end of a received break. It is reset when the C channel A reset break change interrupt command. 1 RXRDYA RXA interrupt. 0 = not active	
level programmed by the MR0 and MR1 registers or the watched timed-out. This bit has a different meaning than the receiver reastatus register. 4 TxRDYB TxB interrupt. 0 = not active 1 = active This bit indicates that the channel B transmitter is interrupting a interrupt level programmed in the MR0[5:4] bits. This bit has a contact than the TxRDY bit in the status register. 3 - Counter ready. 0 = not active 1 = active In the counter mode, this bit is set when the counter reaches term is reset when the counter is stopped by a stop counter command. In the timer mode, this bit is set once each cycle of the generate (every other time that the counter/timer reaches zero count). The stop counter command. The command, however, does not stop counter/timer. 2 - Channel A change in break. 0 = not active This bit, when set, indicates that the channel A receiver has det beginning or the end of a received break. It is reset when the C channel A reset break change interrupt command. 1 RxRDYA RxA interrupt. 0 = not active	
0 = not active 1 = active This bit indicates that the channel B transmitter is interrupting a interrupt level programmed in the MR0[5:4] bits. This bit has a contact than the TxRDY bit in the status register. 3 - Counter ready. 0 = not active 1 = active In the counter mode, this bit is set when the counter reaches tended is reset when the counter is stopped by a stop counter command. In the timer mode, this bit is set once each cycle of the generate (every other time that the counter/timer reaches zero count). The stop counter command. The command, however, does not stop counter/timer. 2 - Channel A change in break. 0 = not active 1 = active This bit, when set, indicates that the channel A receiver has det beginning or the end of a received break. It is reset when the C channel A reset break change interrupt command. 1 RxRDYA RxA interrupt. 0 = not active	log timer has
This bit indicates that the channel B transmitter is interrupting a interrupt level programmed in the MR0[5:4] bits. This bit has a contact than the TxRDY bit in the status register. 3 - Counter ready. 0 = not active 1 = active In the counter mode, this bit is set when the counter reaches term is reset when the counter is stopped by a stop counter command. In the timer mode, this bit is set once each cycle of the generate (every other time that the counter/timer reaches zero count). The stop counter command. The command, however, does not stop counter/timer. 2 - Channel A change in break. 0 = not active 1 = active This bit, when set, indicates that the channel A receiver has det beginning or the end of a received break. It is reset when the C channel A reset break change interrupt command. 1 RxRDYA RxA interrupt. 0 = not active	
This bit indicates that the channel B transmitter is interrupting a interrupt level programmed in the MR0[5:4] bits. This bit has a contact than the TxRDY bit in the status register. 3 - Counter ready. 0 = not active 1 = active In the counter mode, this bit is set when the counter reaches tenders to be a stop counter command. In the timer mode, this bit is set once each cycle of the generate (every other time that the counter/timer reaches zero count). The stop counter command. The command, however, does not stop counter/timer. 2 - Channel A change in break. 0 = not active 1 = active This bit, when set, indicates that the channel A receiver has define beginning or the end of a received break. It is reset when the C channel A reset break change interrupt command. 1 RxRDYA RxA interrupt. 0 = not active	
interrupt level programmed in the MR0[5:4] bits. This bit has a contact than the TxRDY bit in the status register. Counter ready. 0 = not active 1 = active In the counter mode, this bit is set when the counter reaches tender is reset when the counter is stopped by a stop counter command. In the timer mode, this bit is set once each cycle of the generate (every other time that the counter/timer reaches zero count). The stop counter command. The command, however, does not stop counter/timer. Channel A change in break. 0 = not active 1 = active This bit, when set, indicates that the channel A receiver has det beginning or the end of a received break. It is reset when the C channel A reset break change interrupt command. RxRDYA RxA interrupt. 0 = not active	
0 = not active 1 = active In the counter mode, this bit is set when the counter reaches tell is reset when the counter is stopped by a stop counter command. In the timer mode, this bit is set once each cycle of the generate (every other time that the counter/timer reaches zero count). The stop counter command. The command, however, does not stop counter/timer. 2 - Channel A change in break. 0 = not active 1 = active This bit, when set, indicates that the channel A receiver has det beginning or the end of a received break. It is reset when the C channel A reset break change interrupt command. 1 RxRDYA RxA interrupt. 0 = not active	
In the counter mode, this bit is set when the counter reaches tend is reset when the counter is stopped by a stop counter command. In the timer mode, this bit is set once each cycle of the generate (every other time that the counter/timer reaches zero count). The stop counter command. The command, however, does not stop counter/timer. 2 - Channel A change in break. 0 = not active 1 = active This bit, when set, indicates that the channel A receiver has det beginning or the end of a received break. It is reset when the C channel A reset break change interrupt command. 1 RxRDYA RxA interrupt. 0 = not active	
In the counter mode, this bit is set when the counter reaches term is reset when the counter is stopped by a stop counter command. In the timer mode, this bit is set once each cycle of the generate (every other time that the counter/timer reaches zero count). The stop counter command. The command, however, does not stop counter/timer. 2 - Channel A change in break. 0 = not active 1 = active This bit, when set, indicates that the channel A receiver has det beginning or the end of a received break. It is reset when the C channel A reset break change interrupt command. 1 RxRDYA RxA interrupt. 0 = not active	
is reset when the counter is stopped by a stop counter command. In the timer mode, this bit is set once each cycle of the generate (every other time that the counter/timer reaches zero count). The stop counter command. The command, however, does not stop counter/timer. 2 - Channel A change in break. 0 = not active 1 = active This bit, when set, indicates that the channel A receiver has det beginning or the end of a received break. It is reset when the C channel A reset break change interrupt command. 1 RxRDYA RxA interrupt. 0 = not active	
(every other time that the counter/timer reaches zero count). The stop counter command. The command, however, does not stop counter/timer. 2 - Channel A change in break. 0 = not active 1 = active This bit, when set, indicates that the channel A receiver has det beginning or the end of a received break. It is reset when the C channel A reset break change interrupt command. 1 RxRDYA RxA interrupt. 0 = not active	
0 = not active 1 = active This bit, when set, indicates that the channel A receiver has det beginning or the end of a received break. It is reset when the C channel A reset break change interrupt command. 1 RxRDYA RxA interrupt. 0 = not active	e bit is reset by a
1 = active This bit, when set, indicates that the channel A receiver has det beginning or the end of a received break. It is reset when the C channel A reset break change interrupt command. 1 RxRDYA RxA interrupt. 0 = not active	
This bit, when set, indicates that the channel A receiver has det beginning or the end of a received break. It is reset when the C channel A reset break change interrupt command. 1 RxRDYA RxA interrupt. 0 = not active	
beginning or the end of a received break. It is reset when the C channel A reset break change interrupt command. 1 RxRDYA RxA interrupt. 0 = not active	
0 = not active	
4	
1 = active	
This bit indicates that the channel A receiver is interrupting according level programmed by the MR0 and MR1 registers or the watched timed-out. This bit has a different meaning than the receiver reastatus register.	log timer has
0 TxRDYA TxA interrupt.	
0 = not active	
1 = active	
This bit indicates that the channel A transmitter is interrupting a interrupt level programmed in the MR0[5:4] bits. This bit has a contact than the TxRDY bit in the status register.	

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

7.3.12 Interrupt Mask Register (IMR)

The programming of this register selects which bits in the ISR causes an interrupt output. If a bit in the ISR is a logic 1 and the corresponding bit in the IMR is also a logic 1 the INTRN output will be asserted. If the corresponding bit in the IMR is a zero, the state of the bit in the ISR has no effect on the INTRN output. Note that the IMR does not mask the programmable interrupt outputs OP3 to OP7 or the reading of the ISR.

Table 59. IMR - Interrupt mask register (address 0x5) bit allocation

7	6	5	4	3	2	1	0
input port change	change break B	RxRDYB FFULLB	TxRDYB	counter ready	change break A	RxRDYA FFULLA	TxRDYA

Table 60. IMR - Interrupt mask register (address 0x5) bit description

Bit	Symbol	Description
7	-	Input port change. 0 = not enabled 1 = enabled
6	-	Channel B change in break. 0 = not enabled 1 = enabled
5	RxRDYB FFULLB	RxB interrupt. 0 = not enabled 1 = enabled
4	TxRDYB	TxB interrupt. 0 = not enabled 1 = enabled
3	-	Counter ready. 0 = not enabled 1 = enabled
2	-	Channel A change in break. 0 = not enabled 1 = enabled
1	RxRDYA FFULLA	RxA interrupt. 0 = not enabled 1 = enabled
0	TxRDYA	TxA interrupt. 0 = not enabled 1 = enabled

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

7.3.13 Interrupt Vector Register (IVR; 68xxx mode) or General Purpose register (GP; 80xxx mode)

This register stores the Interrupt Vector. It is initialized to 0x0F on hardware reset and is usually changed from this value during initialization of the SC28L92. The contents of this register will be placed on the data bus when IACKN is asserted LOW or a read of address 0xC is performed.

When not operating in the 68xxx mode, this register may be used as a general purpose one byte storage register. A convenient use could be to store a shadow of the contents of another SC28L92 register (IMR, for example).

Table 61. IVR/GP - Interrupt vector register or general purpose register (address 0xC) bit allocation

7	6	5	4	3	2	1	0	
	interrupt vector (68xxx mode) or one byte storage (80xxx mode)							

7.3.14 Counter/timer registers

Table 62. CTPU - Counter/Timer Preset Upper register (address 0x6) bit description

Bit	Symbol	Description
7:0	-	The upper eight (8) bits for the 16-bit counter/timer preset register

Table 63. CTPL - Counter/Timer preset Lower register (address 0x7) bit description

Bit	Symbol	Description
7:0	-	The lower eight (8) bits for the 16-bit counter/timer preset register

The CTPU and CTPL hold the eight MSBs and eight LSBs, respectively, of the value to be used by the counter/timer in either the counter or timer modes of operation. The minimum value which may be loaded into the CTPU/CTPL registers is 0x0002. Note that these registers are write only and cannot be read by the CPU.

In the timer mode, the C/T generates a square wave whose period is twice the value (in C/T clock periods) of the CTPU and CTPL. The waveform so generated is often used for a data clock. The formula for calculating the divisor n to load to the CTPU and CTPL for a particular 1× data clock is shown in Equation 2.

$$n = \frac{counter/timer\ clock\ frequency}{2 \times 16 \times (desired\ baud\ rate)} \tag{2}$$

Often this division will result in a non-integer number; 26.3, for example. One can only program integer numbers in a digital divider. Therefore, 26 would be chosen. This gives a baud rate error of 0.3/26.3 which is 1.14 %; well within the ability asynchronous mode of operation.

The C/T will not be running until it receives an initial start counter command (read at address A3 to A0 = 1110). After this, while in timer mode, the C/T will run continuously. Receipt of a start counter command (read with A3 to A0 = 1110) causes the counter to terminate the current timing cycle and to begin a new cycle using the values in CTPU and CTPL. If the value in CTPU and CTPL is changed, the current half-period will not be affected, but subsequent half periods will be affected.

SC28L92_7 © NXP B.V. 2007. All rights reserved.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

The counter ready status bit (ISR[3]) is set once each cycle of the square wave. The bit is reset by a stop counter command (read with A3 to A0 = 1111). The command however, does not stop the C/T. The generated square wave is output on OP3 if it is programmed to be the C/T output. In the counter mode, the value C/T loaded into CTPU and CTPL by the CPU is counted down to 0. Counting begins upon receipt of a start counter command. Upon reaching terminal count 0x0000, the counter ready interrupt bit (ISR[3]) is set. The counter continues counting past the terminal count until stopped by the CPU. If OP3 is programmed to be the output of the C/T, the output remains HIGH until terminal count is reached, at which time it goes LOW. The output returns to the HIGH state and ISR[3] is cleared when the counter is stopped by a stop counter command. The CPU may change the values of CTPU and CTPL at any time, but the new count becomes effective only on the next start counter commands. If new values have not been loaded, the previous count values are preserved and used for the next count cycle.

In the counter mode, the current value of the upper and lower 8 bits of the counter (CTU, CTL) may be read by the CPU. It is recommended that the counter be stopped when reading to prevent potential problems which may occur if a carry from the lower 8 bits to the upper 8 bits occurs between the times that both halves of the counter are read. However, note that a subsequent start counter command will cause the counter to begin a new count cycle using the values in CTPU and CTPL.

When the C/T clock divided by 16 is selected, the maximum divisor becomes 1,048,575.

7.4 Output port notes

The output ports are controlled from four places: the OPCR register, the OPR register, the MR registers and the command register (except the SCC2681 and SCC68681). The OPCR register controls the source of the data for the output ports OP2 to OP7. The data source for output ports OP0 and OP1 is controlled by the MR and CR registers. When the OPR is the source of the data for the output ports, the data at the ports is inverted from that in the OPR register.

The content of the OPR register is controlled by the Set Output Port bits command and the Reset Output Port bits command. These commands are at 0xE and 0xF, respectively. When these commands are used, action takes place only at the bit locations where ones exist. For example, a logic 1 in bit location 5 of the data word used with the Set Output Port bits command will result in OPR5 being set to one. The OP5 would then be set to logic 0 (V_{SS}). Similarly, a logic 1 in bit position 5 of the data word associated with the Reset Output Ports bits command would set OPR5 to logic 0 and, hence, the pin OP5 to a logic 1 (V_{DD}).

7.5 The CTS, RTS, CTS enable Tx signals

Clear To Send (CTS) is usually meant to be a signal to the transmitter meaning that it may transmit data to the receiver. The CTS input is on pin IP0 for TxA and on IP1 for TxB. The CTS signal is active LOW; thus, it is called CTSAN for TxA and CTSBN for TxB. RTS is usually meant to be a signal from the receiver indicating that the receiver is ready to receive data. It is also active LOW and is, thus, called RTSAN for RxA and RTSBN for RxB. RTSAN is on pin OP0 and RTSBN is on OP1. A receiver's RTS output will usually be connected to the CTS input of the associated transmitter. Therefore, one could say that RTS and CTS are different ends of the same wire.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

MR2[4] is the bit that allows the transmitter to be controlled by the CTS pin (IP0 or IP1). When this bit is set to one AND the CTS input is driven HIGH, the transmitter will stop sending data at the end of the present character being serialized. It is usually the RTS output of the receiver that will be connected to the transmitter's CTS input. The receiver will set RTS HIGH when the receiver FIFO is full AND the start bit of the 9th or 17th character is sensed. Transmission then stops with 9 or 17 valid characters in the receiver. When MR2[4] is set to one, CTSN must be at zero for the transmitter to operate. If MR2[4] is set to zero, the IP pin will have no effect on the operation of the transmitter. MR1[7] is the bit that allows the receiver to control OP0. When OP0 (or OP1) is controlled by the receiver, the meaning of that pin will be.

8. Limiting values

Table 64. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
T_{amb}	ambient temperature		<u>[1][2]</u> –40	+85	°C
T_{stg}	storage temperature		-65	+150	°C
V_{CC}	voltage from V_{CC} to GND		<u>[3]</u> −0.5	+7.0	V
V_S	voltage from any pin to GND		<u>[3]</u> −0.5	$V_{CC} + 0.5$	V
P_D	package power dissipation				
	PLCC44		-	2.4	W
	QFP44		-	1.78	W
	HVQFN48		-	0.5	W
P _{der}	dissipation derating factor	above 25 °C			
	PLCC44		-	19	mW/°C
	QFP44		-	14	mW/°C
	HVQFN48		-	28	mW/°C

^[1] For operation at elevated temperatures, the device must be derated based on 150 $^{\circ}$ C maximum junction temperature.

^[2] Parameters are valid over specified temperature range.

^[3] This product includes circuitry specifically designed for the protection of its internal devices from damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying any voltages larger than the rated maxima.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

9. Static characteristics

Table 65. Static characteristics, 5 V operation[1]

 V_{CC} = 5 V ± 10 %; T_{amb} = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V_{IL}	input LOW voltage			-	-	8.0	V
V_{IH}	input HIGH voltage	except pin X1/CLK		2.4	1.5	-	V
		pin X1/CLK		$0.8V_{CC}$	2.4	-	V
V_{OL}	output LOW voltage	$I_{OL} = 2.4 \text{ mA}$		-	0.2	0.4	V
V _{OH}	output HIGH voltage	except open-drain outputs; $I_{OH} = -400 \mu A$	[2]	V _{CC} - 0.5	-	-	V
I _{I(1XPD)}	Power-down mode input current on pin X1/CLK	$V_I = 0 V \text{ to } V_{CC}$		0.5	0.05	0.5	μΑ
I _{IL(X1)}	operating input LOW current on pin X1/CLK	$V_I = 0 V$		-130	-	0	μΑ
I _{IH(X1)}	operating input HIGH current on pin X1/CLK	$V_I = V_{CC}$		0	-	130	μΑ
I _I	input leakage current	$V_I = 0 V to V_{CC}$					
		all except input port pins		-0.5	+0.05	+0.5	μΑ
		input port pins	[3]	-8	+0.05	+0.5	μΑ
l _{ozh}	output off current HIGH, 3-state data bus	$V_I = V_{CC}$		-	-	0.5	μΑ
l _{OZL}	output off current LOW, 3-state data bus	$V_I = 0 V$		-0.5	-	-	μΑ
I _{ODL}	open-drain output LOW current in off state	$V_I = 0 V$		-0.5	-	-	μΑ
I _{ODH}	open-drain output HIGH current in off state	$V_I = V_{CC}$		-	-	0.5	μΑ
I _{CC}	power supply current	wer supply current CMOS input levels					
		operating mode		-	7	25	mA
		Power-down mode		-	≤1	5	μΑ

^[1] The following conditions apply:

[4] All outputs are disconnected. Inputs are switching between CMOS levels of $V_{CC} - 0.2 \text{ V}$ and $V_{SS} + 0.2 \text{ V}$.

a) Parameters are valid over specified temperature and voltage range.


b) All voltage measurements are referenced to ground. For testing, all inputs swing between 0.4 V and 3.0 V with a transition time of 5 ns maximum. For X1/CLK this swing is between 0.4 V and 0.8V_{CC}. All time measurements are referenced at input voltages of 0.8 V and 2.0 V, and output voltages of 0.8 V and 2.0 V, as appropriate.

c) Typical values are at 25 $^{\circ}$ C, typical supply voltages, and typical processing parameters.

^[2] Test conditions for outputs: $C_L = 125$ pF, except open-drain outputs. Test conditions for open-drain outputs: $C_L = 125$ pF, constant current source = 2.6 mA.

^[3] Input port pins have active pull-up transistors that will source a typical 2 μA from V_{CC} when the input pins are at V_{SS}. Input port pins at V_{CC} source 0.0 μA.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter



- (1) $V_{CC} = 3.3 \text{ V}; T_{amb} = 25 ^{\circ}\text{C}$
- (2) $V_{CC} = 5.0 \text{ V}; T_{amb} = 25 ^{\circ}\text{C}$

Bus cycle times:

80xxx mode: $t_{DD} + t_{RWD} = 70$ ns for $V_{CC} = 5$ V or 40 ns for $V_{CC} = 3.3$ V + rise and fall time of control signals. 68xxx mode: $t_{CSC} + t_{DAT} + 1$ cycle of the X1 clock for = 70 ns for $V_{CC} = 5$ V + rise and fall time of control signals.

Fig 9. Port timing as a function of capacitive loading at typical conditions

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

Table 66. Static characteristics, 3.3 V operation[1]

 V_{CC} = 3.3 V ± 10 %; T_{amb} = -40 °C to +85 °C; unless otherwise specified.

	, , , , , , , , , , , , , , , , , , , ,	<u> </u>					
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V_{IL}	input LOW voltage			-	0.65	$0.2 V_{\text{CC}}$	V
V_{IH}	input HIGH voltage			0.8V _{CC}	1.7	-	V
V_{OL}	output LOW voltage	$I_{OL} = 2.4 \text{ mA}$		-	0.2	0.4	V
V _{OH}	output HIGH voltage	except open-drain outputs; $I_{OH} = -400 \mu A$	[2]	V _{CC} – 0.5	V _{CC} - 0.2	-	V
I _{I(1XPD)}	Power-down mode input current on pin X1/CLK	$V_I = 0 \text{ V to } V_{CC}$		-0.5	+0.05	+0.5	μΑ
I _{IL(X1)}	operating input LOW current on pin X1/CLK	$V_I = 0 V$		-80	-	0	μΑ
I _{IH(X1)}	operating input HIGH current on pin X1/CLK	$V_I = V_{CC}$		0	-	80	μΑ
l _l	input leakage current	$V_I = 0 V \text{ to } V_{CC}$					
		all except input port pins	[3]	-0.5	+0.05	+0.5	μΑ
		input port pins	[3]	-8	+0.5	+0.5	μΑ
l _{OZH}	output off current HIGH, 3-state data bus	$V_I = V_{CC}$		-	-	0.5	μΑ
l _{OZL}	output off current LOW, 3-state data bus	$V_I = 0 V$		-0.5	-	-	μΑ
I _{ODL}	open-drain output LOW current in off state	$V_I = 0 V$		-0.5	-	-	μΑ
I _{ODH}	open-drain output HIGH current in off state	$V_I = V_{CC}$		-	-	0.5	μΑ
I _{CC}	power supply current	CMOS input levels	<u>[4]</u>				
		operating mode		-	-	5	mΑ
		Power-down mode		-	≤1	5.0	μΑ

^[1] The following conditions apply:

- a) Parameters are valid over specified temperature and voltage range.
- b) All voltage measurements are referenced to ground. For testing, all inputs swing between 0.4 V and 3.0 V with a transition time of 5 ns maximum. For X1/CLK this swing is between 0.4 V and 0.8V_{CC}. All time measurements are referenced at input voltages of 0.8 V and 2.0 V, and output voltages of 0.8 V and 2.0 V, as appropriate.
- c) Typical values are at 25 °C, typical supply voltages, and typical processing parameters.
- [2] Test conditions for outputs: C_L = 125 pF, except interrupt outputs. Test conditions for interrupt outputs: C_L = 125 pF, constant current source = 2.6 mA.
- [3] Input port pins have active pull-up transistors that will source a typical 2 μ A from V_{CC} when they are at V_{SS}. Input port pins at V_{CC} source 0.0 μ A.
- [4] All outputs are disconnected. Inputs are switching between CMOS levels of $V_{CC} 0.2 \text{ V}$ and $V_{SS} + 0.2 \text{ V}$.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

10. Dynamic characteristics

Table 67. Dynamic characteristics, 5 V operation[1]

 V_{CC} = 5.0 V ± 10 %, T_{amb} = -40 °C to +85 °C, unless otherwise specified.

		·					
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Reset tim	ning (see <u>Figure 10</u>)						
t _{RES}	reset pulse width			100	18	-	ns
Bus timir	ng <u>^[2]</u> (see <u>Figure 11</u>)						
t _{AS}	A0 to A3 set-up time to RDN, WRN LOW			10	6	-	ns
t _{AH}	A0 to A3 hold time from RDN, WRN LOW			20	12	-	ns
t _{CS}	CEN set-up time to RDN, WRN LOW			0	-	-	ns
t _{CH}	CEN hold time from RDN, WRN LOW			0	-	-	ns
t _{RW}	WRN, RDN pulse width (LOW time)			15	8	-	ns
t _{DD}	data valid after RDN LOW	125 pF load; see Figure 9 for smaller loads		-	40	55	ns
t _{DA}	RDN LOW to data bus active		[3]	0	-	-	ns
t _{DF}	data bus floating after RDN or CEN HIGH			-	-	20	ns
t _{DI}	RDN or CEN HIGH to data bus invalid		<u>[4]</u>	0	-	-	ns
t _{DS}	data bus set-up time before WRN or CEN HIGH (write cycle)			25	17	-	ns
t _{DH}	data hold time after WRN HIGH			0	-12	-	ns
t _{RWD}	HIGH time between read and/or write cycles		[2][4]	17	10	-	ns
Port timir	ng <u>^[2]</u> (see <u>Figure 15</u>)						
t _{PS}	port in set-up time before RDN LOW (Read IP ports cycle)			0	-20	-	ns
t _{PH}	port in hold time after RDN HIGH			0	-20	-	ns
t _{PD}	OP port valid after WRN or CEN HIGH (OPR write cycle)			-	40	60	ns
Interrupt	timing (see Figure 16)						
t _{IR}	INTRN (or OP3 to OP7 when used as interrupts)	read Rx FIFO (RxRDY/FFULL interrupt)		-	40	60	ns
		write Tx FIFO (TxRDY interrupt)		-	40	60	ns
		reset command (delta break change interrupt)		-	40	60	ns
		stop C/T command (counter/timer interrupt		-	40	60	ns
		read IPCR (delta input port change interrupt)		-	40	60	ns
		write IMR (clear of change interrupt mask bit(s))		-	40	60	ns

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

Table 67. Dynamic characteristics, 5 V operation ... continued $V_{CC} = 5.0 \text{ V} \pm 10 \text{ %}$, $T_{amb} = -40 ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Clock tim	ing (see <u>Figure 17</u>)						
t _{CLK}	X1/CLK HIGH or LOW time			30	20	-	ns
f _{CLK}	X1/CLK frequency		[5]	0.1	3.686	8	MHz
t _{CTC}	C/T clock (IP2) HIGH or LOW time (C/T external clock input)			30	10	-	ns
f _{CTC}	C/T clock (IP2) frequency		[5]	0	-	8	MHz
t_{RX}	RxC HIGH or LOW time	16×		30	10	-	ns
f_{RX}	RxC frequency	16×		0	-	16	MHz
		1×	[5][6]	0	-	1	MHz
t_{TX}	TxC HIGH or LOW time	16×		30	10	-	ns
f_{TX}	TxC frequency	16×		-	-	16	MHz
		1×	[5][6]	0	-	1	MHz
Transmit	er timing, external clock (see Figure 18)						
t _{TXD}	TxD output delay from TxC LOW (TxC input pin)			-	40	60	ns
t _{TCS}	output delay from TxC output pin LOW to TxD data output			-	6	30	ns
Receiver	timing, external clock (see Figure 19)						
t _{RXS}	RxD data set-up time to RxC HIGH			50	40	-	ns
t _{RXH}	RxD data hold time from RxC HIGH			50	40	-	ns
68xxx or	Motorola bus timing (see <u>Figure 12</u> , <u>13</u> an	d <u>14</u>)[7]					
t _{DCR}	DACKN LOW (read cycle) from X1 HIGH		[7]	-	15	35	ns
t _{DCW}	DACKN LOW (write cycle) from X1 HIGH			-	15	35	ns
t _{DAT}	DACKN high-impedance from CEN or IACKN HIGH			-	8	10	ns
t _{CSC}	CEN or IACKN set-up time to X1 HIGH for minimum DACKN cycle			16	8	-	ns

- [1] The following conditions apply:
 - a) Parameters are valid over specified temperature and voltage range.
 - b) All voltage measurements are referenced to ground. For testing, all inputs swing between 0.4 V and 3.0 V with a transition time of 5 ns maximum. For X1/CLK this swing is between 0.4 V and 0.8V_{CC}. All time measurements are referenced at input voltages of 0.8 V and 2.0 V, and output voltages of 0.8 V and 2.0 V, as appropriate.
 - c) Test conditions for outputs: $C_L = 125$ pF, except open-drain outputs. Test conditions for open-drain outputs: $C_L = 125$ pF, constant current source = 2.6 mA.
 - d) Typical values are the average values at +25 °C and 5 V.
- [2] Timing is illustrated and referenced to the WRN and RDN Inputs. Also, CEN may be the strobing input. CEN and RDN (also CEN and WRN) are ORed internally. The signal asserted last initiates the cycle and the signal negated first terminates the cycle.
- [3] Guaranteed by characterization of sample units.
- [4] If CEN is used as the strobing input, the parameter defines the minimum HIGH times between one CEN and the next. The RDN signal must be negated for t_{RWD} to guarantee that any status register changes are valid.
- [5] Minimum frequencies are not tested but are guaranteed by design.
- [6] Clocks for $1\times$ mode should maintain a 60/40 duty cycle or better.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

[7] Minimum DACKN time is ((t_{DCR} or t_{DCW}) t_{CSC} + 2 X1 edges + rise time over 5 ns). Two X1 edges is 273 ns at 3.6864 MHz. For faster bus cycles, the 80xxx bus timing may be used while in the 68xxx mode. It is not necessary to wait for DACKN to insure the proper operation of the SC26C92. In all cases the data will be written to the SC28L92 on the falling edge of DACKN or the rise of CEN. The fall of CEN initializes the bus cycle. The rise of CEN ends the bus cycle. DACKN LOW or CEN HIGH completes the write cycle.

Table 68. Dynamic characteristics, 3.3 V operation[1]

 V_{CC} = 3.3 V ± 10 %, T_{amb} = -40 °C to +85 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Reset tim	ing (see <u>Figure 10</u>)						
t _{RES}	reset pulse width			100	20	-	ns
Bus timir	ng <u>^[2]</u> (see <u>Figure 11</u>)						
t _{AS}	A0 to A3 set-up time to RDN, WRN LOW			10	6	-	ns
t _{AH}	A0 to A3 hold time from RDN, WRN LOW			33	16	-	ns
t _{CS}	CEN set-up time to RDN, WRN LOW			0	-	-	ns
t _{CH}	CEN hold time from RDN, WRN LOW			0	-	-	ns
t_{RW}	WRN, RDN pulse width (LOW time)			20	10	-	ns
t _{DD}	data valid after RDN LOW	125 pF load; see Figure 9 for smaller loads		-	46	75	ns
t _{DA}	RDN LOW to data bus active		[3]	0	-	-	ns
t _{DF}	data bus floating after RDN or CEN HIGH			-	15	20	ns
t _{DI}	RDN or CEN HIGH to data bus invalid		<u>[4]</u>	0	-	-	ns
t _{DS}	data bus set-up time before WRN or CEN HIGH (write cycle)			43	20	-	ns
t _{DH}	data hold time after WRN HIGH			0	-15	-	ns
t _{RWD}	HIGH time between read and/or write cycles		[2][4]	27	10	-	ns
Port timir	ng <u>^[2]</u> (see <mark>Figure 15</mark>)						
t _{PS}	port in set-up time before RDN LOW (Read IP ports cycle)			0	-20	-	ns
t _{PH}	port in hold time after RDN HIGH			0	-20	-	ns
t _{PD}	OP port valid after WRN or CEN HIGH (OPR write cycle)			-	50	75	ns
Interrupt	timing (see <u>Figure 16</u>)						
t _{IR}	INTRN (or OP3 to OP7 when used as interrupts)	read Rx FIFO (RxRDY/FFULL interrupt)		-	40	79	ns
		write Tx FIFO (TxRDY interrupt)		-	40	79	ns
		reset command (delta break change interrupt)		-	40	79	ns
		stop C/T command (counter/timer interrupt		-	40	79	ns
		read IPCR (delta input port change interrupt)		-	40	79	ns
		write IMR (clear of change interrupt mask bit(s))		-	40	79	ns

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

Table 68. Dynamic characteristics, 3.3 V operation $^{[1]}$... continued $V_{CC} = 3.3 \text{ V} \pm 10 \text{ %}, T_{amb} = -40 ^{\circ}\text{C}$ to $+85 ^{\circ}\text{C}$, unless otherwise specified.


Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Clock tim	ing (see <u>Figure 17</u>)						
t _{CLK}	X1/CLK HIGH or LOW time			35	25	-	ns
f _{CLK}	X1/CLK frequency		[5]	0.1	3.686	8	MHz
t _{CTC}	C/T clock (IP2) HIGH or LOW time (C/T external clock input)			30	15	-	ns
f _{CTC}	C/T clock (IP2) frequency		<u>[5]</u>	0	-	8	MHz
t_{RX}	RxC HIGH or LOW time	16×		30	10	-	ns
f_{RX}	RxC frequency	16×		0	-	16	MHz
		1×	[5][6]	0	-	1	MHz
t_{TX}	TxC HIGH or LOW time	16×		30	15	-	ns
f_{TX}	TxC frequency	16×		-	-	16	MHz
		1×	[5][6]	0	-	1	MHz
Transmit	ter timing, external clock (see Figure 18)						
t _{TXD}	TxD output delay from TxC LOW (TxC input pin)			-	40	78	ns
t _{TCS}	output delay from TxC output pin LOW to TxD data output			-	8	30	ns
Receiver	timing, external clock (see Figure 19)						
t _{RXS}	RxD data set-up time to RxC HIGH			50	10	-	ns
t _{RXH}	RxD data hold time from RxC HIGH			50	10	-	ns
68xxx or	Motorola bus timing (see <u>Figure 12</u> , <u>13</u> an	d <u>14</u>)[7]					
t _{DCR}	DACKN LOW (read cycle) from X1 HIGH		[7]	-	18	57	ns
t _{DCW}	DACKN LOW (write cycle) from X1 HIGH			-	18	57	ns
t _{DAT}	DACKN high-impedance from CEN or IACKN HIGH			-	10	15	ns
t _{CSC}	CEN or IACKN set-up time to X1 HIGH for minimum DACKN cycle			30	10	-	ns


- [1] The following conditions apply:
 - a) Parameters are valid over specified temperature and voltage range.
 - b) All voltage measurements are referenced to ground. For testing, all inputs swing between 0.4 V and 3.0 V with a transition time of 5 ns maximum. For X1/CLK this swing is between 0.4 V and 0.8V_{CC}. All time measurements are referenced at input voltages of 0.8 V and 2.0 V, and output voltages of 0.8 V and 2.0 V, as appropriate.
 - c) Test conditions for outputs: $C_L = 125$ pF, except open-drain outputs. Test conditions for open-drain outputs: $C_L = 125$ pF, constant current source = 2.6 mA.
 - d) Typical values are the average values at +25 °C and 3.3 V.
- [2] Timing is illustrated and referenced to the WRN and RDN Inputs. Also, CEN may be the strobing input. CEN and RDN (also CEN and WRN) are ORed internally. The signal asserted last initiates the cycle and the signal negated first terminates the cycle.
- [3] Guaranteed by characterization of sample units.
- [4] If CEN is used as the strobing input, the parameter defines the minimum HIGH times between one CEN and the next. The RDN signal must be negated for t_{RWD} to guarantee that any status register changes are valid.
- [5] Minimum frequencies are not tested but are guaranteed by design.
- [6] Clocks for $1 \times$ mode should maintain a 60/40 duty cycle or better.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter


[7] Minimum DACKN time is ((t_{DCR} or t_{DCW}) t_{CSC} + 2 X1 edges + rise time over 5 ns). Two X1 edges is 273 ns at 3.6864 MHz. For faster bus cycles, the 80xxx bus timing may be used while in the 68xxx mode. It is not necessary to wait for DACKN to insure the proper operation of the SC26C92. In all cases the data will be written to the SC28L92 on the falling edge of DACKN or the rise of CEN. The fall of CEN initializes the bus cycle. The rise of CEN ends the bus cycle. DACKN LOW or CEN HIGH completes the write cycle.


11. Timing diagrams






3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter






59 of 73

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter





3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter




Fig 16. Interrupt timing (80xxx mode)

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter








Fig 17. Clock timing






3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter






3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter



12. Test information




3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

13. Package outline

PLCC44: plastic leaded chip carrier; 44 leads

SOT187-2



UNIT	A	A ₁ min.	A ₃	A ₄ max.	bp	b ₁	D ⁽¹⁾	E ⁽¹⁾	е	еD	еE	н _D	HE	k	L _p	v	w	у	Z _D ⁽¹⁾ max.	Z _E ⁽¹⁾ max.	β
mm	4.57 4.19	0.51	0.25	3.05	0.53 0.33	0.81 0.66	16.66 16.51	16.66 16.51	1.27			17.65 17.40			1.44 1.02	0.18	0.18	0.1	2.16	2.16	45°
inches	0.180 0.165	0.02	0.01	0.12		0.032 0.026		0.656 0.650	0.05	0.63 0.59		0.695 0.685					0.007	0.004	0.085	0.085	••

Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

JEDEC	JEITA	PROJECTION	N ISSUE DATE
	-		-
MS-018	EDR-7319		99 -12-27 01-11-14
_	MS-018	MS-018 EDR-7319	MS-018 EDR-7319

Fig 24. Package outline SOT187-2 (PLCC44)

C28L92_7
© NXP B.V. 2007. All rights reserve

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter




Fig 25. Package outline SOT307-2 (QFP44)

SC28L92_7 © NXP B.V. 2007. All rights reserved.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter




Fig 26. Package outline SOT778-4 (HVQFN48)

SC28L92_7 © NXP B.V. 2007. All rights reserved.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

14. Soldering

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus PbSn soldering

14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 27</u>) than a PbSn process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 69 and 70

Table 69. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)			
	Volume (mm³)				
	< 350	≥ 350			
< 2.5	235	220			
≥ 2.5	220	220			


Table 70. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C) Volume (mm³)			
	< 350	350 to 2000	> 2000	
< 1.6	260	260	260	
1.6 to 2.5	260	250	245	
> 2.5	250	245	245	

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 27.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

15. Abbreviations

Table 71. Abbreviations

Acronym	Description
DMA	Direct Memory Access
UART	Universal Asynchronous Receiver/Transmitter
FIFO	First In/First Out
CPU	Central Processing Unit
COS	Change Of State
BRG	Baud Rate Generator
MIDI	Musical Instrument Digital Interface
C/T	Counter/Timer

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

16. Revision history

Table 72. Revision history

SC28L92_7	Document ID	Release date	Data sheet status	Change notice	Supersedes
Legal texts have been adapted to the new company name where appropriate. Added HVOFN48 package option Figure 1 "Block diagram (80xxx mode)" modified: reversed position of "control" and "timing" notations reversed direction of signals IP0 to IP6 Figure 2 "Block diagram (80xxx mode)" modified: reversed direction of signals IP0 to IP6 Figure 2 "Block diagram (80xxx mode)" modified: corrected pin name from "RDN" to "RWN" corrected pin name from "RDN" to "RWN" corrected pin name from "WRN" to "RACKN" corrected pin name from "RESET" to "RESETN" added signal DACKN reversed position of "control" and "timing" notations reversed direction of signals IP0 to IP5 Section 6.1.4 "FIFO configuration": 1st paragraph, 4th sentence: changed "MR0[3] bit" to "MR0A[3] bit" 1st paragraph, 4th sentence: changed "MR0[3] bit" to "MR0A[3] bit" 1st paragraph, damed media model media model makes and channel B (address 0x0) bit description": description for bit 3: added "for channel A (address 0x0) bit description": description for bits [2:0]: in last line of description, changed "MR2[2:0]" to "MR0[2:0]" Table 25: added Table note 1 removed "(default)" (2 places) Table 26: added Table note 1 removed "(default)" (2 places) Section 7.3.1.4 "Mode Register 0 channel B (MR0B)", 2nd paragraph re-written. Table 26: added Table note 1 removed "(default)" (2 places) Section 7.3.1.4 "Mode Register 0 channel B (MR0B)", 2nd paragraph re-written. Table 26: added Table note 1 removed "(default)" (2 places) Section 7.3.1.4 "Mode Register 0 channel B (MR0B)", 2nd paragraph re-written. Table 26: added Table note 1 removed "(default)" (2 places) Section 7.3.1.4 "Mode Register 0 channel B (MR0B)", 2nd paragraph re-written. Table 26: added Table note 1 removed "(default)" (2 places) Section 7.3.1.4 "Mode Register 0 channel B (MR0B)", 2nd paragraph re-written. Table 26: added Table note 1 removed "(def	SC28L92_7	20071219	Product data sheet	-	SC28L92_6
- added signal DACKN - reversed position of "control" and "timing" notations - reversed direction of signals IPO to IP5 • Section 6.1.4 "FIFO configuration": - 1st paragraph, 4th sentence: changed "MR0[3] bit" to "MR0A[3] bit" - 1st paragraph; changed "MR0[3] bit" to "MR0A[3] bit" • Table 24 "MR0A - Mode Register 0 channel A (address 0x0) bit description": - description for bit 3: added "for channel A and channel B" - description for bits [2:0]: in last line of description, changed "MR2[2:0]" to "MR0[2:0]" • Table 25: - added Table note 1 - removed "(default)" (2 places) • Table 26: - added Table note 1 - removed "(default)" (2 places) • Section 7.3.1.4 "Mode Register 0 channel B (MR0B)", 2nd paragraph re-written. • Table 64 "Limiting values": added specifications for HVQFN48 package SC28L92_6 \$C28L92_6 \$C28L92_5 (9397 750 13125) SC28L92_4 (9397 750 13125) SC28L92_4 (9397 750 06796) \$C28L92_4 (9397 750 06796) \$C28L92_3 (9397 750 06979) Product specification - \$C28L92_1 (9397 750 06979) \$C28L92_2 (9397 750 06979) \$C28L92_2 (9397 750 06465) Preliminary specification - \$C28L92_1 (9397 750 04465)	SC28L92_7	 The format of guidelines of the purple of the pur	of this data sheet has been ref NXP Semiconductors. have been adapted to the new FN48 package option ock diagram (80xxx mode)" may position of "control" and "timic direction of signals IP0 to IP0 ock diagram (68xxx mode)" may be pin name from "RDN" to "R/d pin name from "WRN" to "IA"	cdesigned to comply we company name when to diffied: ng" notations nodified: www." cKN"	SC28L92_6 with the new identity
Table 64 "Limiting values": added specifications for HVQFN48 package SC28L92_6 20060426 Product data sheet - SC28L92_5 (9397 750 13125) SC28L92_5 (9397 750 13125) 20040907 Product specification - SC28L92_4 (9397 750 06796) SC28L92_4 (9397 750 06796) 20000121 Product specification - SC28L92_3 (9397 750 05979) SC28L92_3 (9397 750 05979) 19990507 Product specification - SC28L92_2 (9397 750 04465) SC28L92_2 (9397 750 04465) 19981005 Preliminary specification - SC28L92_1		 added signary reversed reversed Section 6.1. 1st parag 2nd parag Table 24 "MI description description Table 25: added Tale removed Table 26: added Tale removed 	gnal DACKN position of "control" and "timidirection of signals IP0 to IP9 4 "FIFO configuration": praph, 4th sentence: changed praph, added new 6th sentence graph: changed "MR0[3] bit" to the transport of the t	ng" notations "MR0[3] bit" to "MR0A e o "MR0A[3] bit" nel A (address 0x0) bit el A and channel B" description, changed	t description": "MR2[2:0]" to "MR0[2:0]"
SC28L92_6 20060426 Product data sheet - SC28L92_5 (9397 750 13125) SC28L92_5 (9397 750 13125) 20040907 Product specification - SC28L92_4 (9397 750 06796) SC28L92_4 (9397 750 06796) 20000121 Product specification - SC28L92_3 (9397 750 05979) SC28L92_3 (9397 750 05979) 19990507 Product specification - SC28L92_2 (9397 750 04465) SC28L92_2 (9397 750 04465) 19981005 Preliminary specification - SC28L92_1					
(9397 750 13125) (9397 750 06796) SC28L92_4 (9397 750 06796) 20000121 Product specification - SC28L92_3 (9397 750 05979) SC28L92_3 (9397 750 05979) 19990507 Product specification - SC28L92_2 (9397 750 04465) SC28L92_2 (9397 750 04465) 19981005 Preliminary specification - SC28L92_1	SC28L92_6		•	-	SC28L92_5
(9397 750 06796) (9397 750 05979) SC28L92_3 19990507 Product specification - SC28L92_2 (9397 750 04465) SC28L92_2 19981005 Preliminary specification - SC28L92_1 (9397 750 04465) SC28L92_1 - SC28L92_1		20040907	Product specification	-	
(9397 750 05979) (9397 750 04465) SC28L92_2 (9397 750 04465) 19981005 Preliminary specification - SC28L92_1	-	20000121	Product specification	-	
(9397 750 04465)		19990507	•	-	(9397 750 04465)
SC28L92_1	(9397 750 04465)	19981005	Preliminary specification	-	SC28L92_1
	SC28L92_1	-	-	-	-

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

17. Legal information

17.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

17.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

18. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

SC28L92_7 © NXP B.V. 2007. All rights reserved.

3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter

19. Contents

1	General description	. 1	7.3.2	Clock select registers	33
2	Features	. 2	7.3.2.1	Clock Select Register channel A (CSRA)	
3	Ordering information		7.3.2.2	Clock Select Register channel B (CSRB)	
4	Block diagram		7.3.3	Command registers	
-			7.3.3.1	Command Register channel A (CRA)	
5	Pinning information		7.3.3.2	Command Register channel B (CRB)	
5.1	Pinning		7.3.4	Status registers	
5.2	Pin description		7.3.4.1	Status Register channel A (SRA)	
6	Functional description	13	7.3.4.2	Status Register channel B (SRB)	39
6.1	Block diagram		7.3.5	Output Configuration Control Register	
6.1.1	Data bus buffer			(OPCR)	
6.1.2	Operation control	13	7.3.6	Set Output Port bits Register (SOPR)	
6.1.3	Interrupt control		7.3.7	Reset Output Port bits Register (ROPR)	
6.1.4	FIFO configuration	14	7.3.8	Output Port Register (OPR)	
6.1.5	68xxx mode	14	7.3.9	Auxiliary Control Register (ACR)	
6.2	Timing circuits	14	7.3.10	Input Port Change Register (IPCR)	
6.2.1	Crystal clock	14	7.3.11	Interrupt Status Register (ISR)	
6.2.2	Baud rate generator		7.3.12	Interrupt Mask Register (IMR)	47
6.2.3	Counter/timer	15	7.3.13	Interrupt Vector Register (IVR; 68xxx mode)	
6.2.4	Timer mode			or General Purpose register	
6.2.5	Counter mode	16		(GP; 80xxx mode)	
6.2.6	Time-out mode		7.3.14	Counter/timer registers	
6.2.7	Time-out mode caution		7.4	Output port notes	
6.2.8	Communications channels A and B		7.5	The CTS, RTS, CTS enable Tx signals	
6.2.9	Input port		8	Limiting values	50
6.2.10	Output port		9	Static characteristics	51
6.3	Operation		10	Dynamic characteristics	54
6.3.1	Transmitter		11	Timing diagrams	
6.3.2	Receiver				
6.3.3	Transmitter reset and disable		12	Test information	
6.3.4	Receiver FIFO		13	Package outline	
6.3.5	Receiver status bits		14	Soldering	68
6.3.6	Receiver reset and disable		14.1	Introduction to soldering	68
6.3.7	Watchdog		14.2	Wave and reflow soldering	
6.3.8	Receiver time-out mode		14.3	Wave soldering	68
6.3.9	Time-out mode caution		14.4	Reflow soldering	
6.3.10	Multi-drop mode (9-bit or wake-up)	22	15	Abbreviations	70
7	Programming	22	16	Revision history	
7.1	Register overview	22	17	Legal information	
7.2	Condensed register bit formats	24			
7.3	Register descriptions	26	17.1	Data sheet status	
7.3.1	Mode registers	26	17.2	Definitions	
7.3.1.1	Mode Register 0 channel A (MR0A)	26	17.3	Disclaimers	
7.3.1.2	Mode Register 1 channel A (MR1A)		17.4	Trademarks	
7.3.1.3	Mode Register 2 channel A (MR2A)	29	18	Contact information	
7.3.1.4	Mode Register 0 channel B (MR0B)		19	Contents	73
7.3.1.5	Mode Register 1 channel B (MR1B)				
7.3.1.6	Mode Register 2 channel B (MR2B)				

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2007.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 19 December 2007 Document identifier: SC28L92_7

All rights reserved.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP:

SC28L92A1A,512 SC28L92A1A,529 SC28L92A1A,518 SC28L92A1B,557 SC28L92A1B,528 SC28L92A1B,551



OOO «ЛайфЭлектроникс" "LifeElectronics" LLC

ИНН 7805602321 КПП 780501001 P/C 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 3010181090000000703 БИК 044030703

Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

Мы предлагаем:

- Конкурентоспособные цены и скидки постоянным клиентам.
- Специальные условия для постоянных клиентов.
- Подбор аналогов.
- Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.
- Приемлемые сроки поставки, возможна ускоренная поставка.
- Доставку товара в любую точку России и стран СНГ.
- Комплексную поставку.
- Работу по проектам и поставку образцов.
- Формирование склада под заказчика.
- Сертификаты соответствия на поставляемую продукцию (по желанию клиента).
- Тестирование поставляемой продукции.
- Поставку компонентов, требующих военную и космическую приемку.
- Входной контроль качества.
- Наличие сертификата ISO.

В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- Регистрацию проекта у производителя компонентов.
- Техническую поддержку проекта.
- Защиту от снятия компонента с производства.
- Оценку стоимости проекта по компонентам.
- Изготовление тестовой платы монтаж и пусконаладочные работы.



Тел: +7 (812) 336 43 04 (многоканальный) Email: org@lifeelectronics.ru