

# Kinetis K22F 128KB Flash 49-pin WLCSP: MK22FN128CAK10R

## 100 MHz Cortex-M4 Based Microcontroller with FPU

This K22 product family member is optimized for space-constrained, cost-sensitive applications requiring low-power, USB connectivity, and processing efficiency with a floating point unit. This device shares the comprehensive enablement and scalability of the Kinetis family.

This product offers:

- Run power consumption down to 120  $\mu$ A/MHz and static power consumption down to 2.6  $\mu$ A with full state retention and 6  $\mu$ s wakeup. Lowest static mode down to 120 nA.
- USB LS/FS OTG 2.0 with embedded 3.3 V, 120 mA LDO voltage regulator. USB FS device crystal-less functionality.

**MK22FN128CAK10**



49 WLCSP (AK)  
2.915 x 3.142 x 0.564 Pitch 0.4 mm

### Performance

- 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz

### Memories and memory interfaces

- 128 KB of embedded flash and 24 KB of RAM
- Serial programming interface (EzPort)
- Preprogrammed Kinetis flashloader for one-time, in-system factory programming

### System peripherals

- Flexible low-power modes, multiple wake up sources
- 4-channel DMA controller
- Independent External and Software Watchdog monitor

### Clocks

- Two crystal oscillators: 32 kHz (RTC) and 32-40 kHz or 3-32 MHz
- Three internal oscillators: 32 kHz, 4 MHz, and 48 MHz
- Multi-purpose clock generator with FLL

### Security and integrity modules

- Hardware CRC module
- 128-bit unique identification (ID) number per chip
- Flash access control to protect proprietary software

### Human-machine interface

- 35 general-purpose I/O (GPIO)

### Analog modules

- Two 16-bit SAR ADCs (1.2 MS/s in 12bit mode)
- One 12-bit DAC (internal connection only)
- Two analog comparators (CMP) with 6-bit DAC
- Accurate internal voltage reference

### Communication interfaces

- USB LS/FS OTG 2.0 with on-chip transceiver (Device mode only)
- USB full-speed device crystal-less operation
- Two SPI modules
- Three UART modules and one low-power UART
- Two I2C: Support for up to 1 Mbps operation with maximum bus loading
- I2S module

### Timers

- One 8-channel general purpose PWM timer
- Two 2-channel general-purpose timers with quadrature decoder functionality
- Periodic interrupt timers
- 16-bit low-power timer
- Real-time clock with independent power domain
- Programmable delay block

### Operating Characteristics

- Voltage range (including flash writes): 1.71 to 3.6 V
- Temperature range (ambient): -40 to 85°C

### Ordering Information


| Part Number                  | Memory     |           | Number of GPIOs |
|------------------------------|------------|-----------|-----------------|
|                              | Flash (KB) | SRAM (KB) |                 |
| MK22FN128CAK10R <sup>1</sup> | 128        | 24        | 35              |

1. This package is not yet available; however, it is included in a Package Your Way program for Kinetis MCUs. Please visit [www.Freescale.com/KPYW](http://www.Freescale.com/KPYW) for more details.

### Related Resources

| Type             | Description                                                                                                                      |
|------------------|----------------------------------------------------------------------------------------------------------------------------------|
| Selector Guide   | The Freescale Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector. |
| Product Brief    | The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability.   |
| Reference Manual | The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.                 |
| Data Sheet       | The Data Sheet includes electrical characteristics and signal connections.                                                       |
| Chip Errata      | The chip mask set Errata provides additional or corrective information for a particular device mask set.                         |
| Package drawing  | Package dimensions are provided in package drawings.                                                                             |

Figure 1 shows the functional modules in the chip.



1. This device does not have the DAC0\_OUT signal available; therefore, the DAC is only usable for internal connections.
2. This device does not have the USB\_CLKIN signal available and therefore cannot support Host mode operation.

**Figure 1. Functional block diagram**

# Table of Contents

|                                                         |    |                                                                  |    |
|---------------------------------------------------------|----|------------------------------------------------------------------|----|
| 1 Ratings.....                                          | 5  | 3.4 Memories and memory interfaces.....                          | 30 |
| 1.1 Thermal handling ratings.....                       | 5  | 3.4.1 Flash electrical specifications.....                       | 30 |
| 1.2 Moisture handling ratings.....                      | 5  | 3.4.2 EzPort switching specifications.....                       | 31 |
| 1.3 ESD handling ratings.....                           | 5  | 3.5 Security and integrity modules.....                          | 32 |
| 1.4 Voltage and current operating ratings.....          | 5  | 3.6 Analog.....                                                  | 32 |
| 2 General.....                                          | 6  | 3.6.1 ADC electrical specifications.....                         | 33 |
| 2.1 AC electrical characteristics.....                  | 6  | 3.6.2 CMP and 6-bit DAC electrical specifications.....           | 37 |
| 2.2 Nonswitching electrical specifications.....         | 6  | 3.6.3 12-bit DAC electrical characteristics.....                 | 39 |
| 2.2.1 Voltage and current operating requirements.....   | 6  | 3.6.4 Voltage reference electrical specifications.....           | 42 |
| 2.2.2 LVD and POR operating requirements.....           | 7  | 3.7 Timers.....                                                  | 43 |
| 2.2.3 Voltage and current operating behaviors.....      | 8  | 3.8 Communication interfaces.....                                | 43 |
| 2.2.4 Power mode transition operating behaviors.....    | 9  | 3.8.1 USB electrical specifications.....                         | 44 |
| 2.2.5 Power consumption operating behaviors.....        | 10 | 3.8.2 DSPI switching specifications (limited voltage range)..... | 44 |
| 2.2.6 EMC radiated emissions operating behaviors.....   | 16 | 3.8.3 DSPI switching specifications (full voltage range).....    | 46 |
| 2.2.7 Designing with radiated emissions in mind.....    | 17 | 3.8.4 Inter-Integrated Circuit Interface (I2C) timing.....       | 47 |
| 2.2.8 Capacitance attributes.....                       | 17 | 3.8.5 UART switching specifications.....                         | 49 |
| 2.3 Switching specifications.....                       | 17 | 3.8.6 I2S/SAI switching specifications.....                      | 49 |
| 2.3.1 Device clock specifications.....                  | 17 | 4 Dimensions.....                                                | 55 |
| 2.3.2 General switching specifications.....             | 18 | 4.1 Obtaining package dimensions.....                            | 55 |
| 2.4 Thermal specifications.....                         | 19 | 5 Pinout.....                                                    | 56 |
| 2.4.1 Thermal operating requirements.....               | 19 | 5.1 K22 Signal Multiplexing and Pin Assignments.....             | 56 |
| 2.4.2 Thermal attributes.....                           | 19 | 5.2 K22 Pinouts.....                                             | 58 |
| 3 Peripheral operating requirements and behaviors.....  | 20 | 6 Part identification.....                                       | 59 |
| 3.1 Core modules.....                                   | 20 | 6.1 Description.....                                             | 59 |
| 3.1.1 SWD electricals .....                             | 20 | 6.2 Format.....                                                  | 59 |
| 3.1.2 JTAG electricals.....                             | 21 | 6.3 Fields.....                                                  | 59 |
| 3.2 System modules.....                                 | 24 | 6.4 Example.....                                                 | 60 |
| 3.3 Clock modules.....                                  | 24 | 6.5 49-pin WLCSP part marking.....                               | 60 |
| 3.3.1 MCG specifications.....                           | 24 | 7 Revision History.....                                          | 61 |
| 3.3.2 IRC48M specifications.....                        | 26 |                                                                  |    |
| 3.3.3 Oscillator electrical specifications.....         | 27 |                                                                  |    |
| 3.3.4 32 kHz oscillator electrical characteristics..... | 29 |                                                                  |    |

# 1 Ratings

## 1.1 Thermal handling ratings

| Symbol           | Description                   | Min. | Max. | Unit | Notes |
|------------------|-------------------------------|------|------|------|-------|
| T <sub>STG</sub> | Storage temperature           | –55  | 150  | °C   | 1     |
| T <sub>SDR</sub> | Solder temperature, lead-free | —    | 260  | °C   | 2     |

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 1.2 Moisture handling ratings

| Symbol | Description                | Min. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|-------|
| MSL    | Moisture sensitivity level | —    | 1    | —    | 1     |

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 1.3 ESD handling ratings

| Symbol           | Description                                           | Min.  | Max.  | Unit | Notes |
|------------------|-------------------------------------------------------|-------|-------|------|-------|
| V <sub>HBM</sub> | Electrostatic discharge voltage, human body model     | –2000 | +2000 | V    | 1     |
| V <sub>CDM</sub> | Electrostatic discharge voltage, charged-device model | –500  | +500  | V    | 2     |
| I <sub>LAT</sub> | Latch-up current at ambient temperature of 105°C      | –100  | +100  | mA   | 3     |

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
3. Determined according to JEDEC Standard JESD78, *IC Latch-Up Test*.

## 1.4 Voltage and current operating ratings


| Symbol         | Description                                                    | Min.           | Max.           | Unit |
|----------------|----------------------------------------------------------------|----------------|----------------|------|
| $V_{DD}$       | Digital supply voltage                                         | -0.3           | 3.8            | V    |
| $I_{DD}$       | Digital supply current                                         | —              | 145            | mA   |
| $V_{DIO}$      | Digital input voltage                                          | -0.3           | $V_{DD} + 0.3$ | V    |
| $V_{AIO}$      | Analog <sup>1</sup>                                            | -0.3           | $V_{DD} + 0.3$ | V    |
| $I_D$          | Maximum current single pin limit (applies to all digital pins) | -25            | 25             | mA   |
| $V_{DDA}$      | Analog supply voltage                                          | $V_{DD} - 0.3$ | $V_{DD} + 0.3$ | V    |
| $V_{USB0\_DP}$ | USB0_DP input voltage                                          | -0.3           | 3.63           | V    |
| $V_{USB0\_DM}$ | USB0_DM input voltage                                          | -0.3           | 3.63           | V    |
| $V_{BAT}$      | RTC battery supply voltage                                     | -0.3           | 3.8            | V    |

1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

## 2 General

### 2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is  $V_{IL} + (V_{IH} - V_{IL}) / 2$

**Figure 2. Input signal measurement reference**

### 2.2 Nonswitching electrical specifications

## 2.2.1 Voltage and current operating requirements

**Table 1. Voltage and current operating requirements**

| Symbol             | Description                                                                                                                                                                                                                               | Min.                                        | Max.                                        | Unit   | Notes |
|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------|---------------------------------------------|--------|-------|
| $V_{DD}$           | Supply voltage                                                                                                                                                                                                                            | 1.71                                        | 3.6                                         | V      |       |
| $V_{DDA}$          | Analog supply voltage                                                                                                                                                                                                                     | 1.71                                        | 3.6                                         | V      |       |
| $V_{DD} - V_{DDA}$ | $V_{DD}$ -to- $V_{DDA}$ differential voltage                                                                                                                                                                                              | -0.1                                        | 0.1                                         | V      |       |
| $V_{SS} - V_{SSA}$ | $V_{SS}$ -to- $V_{SSA}$ differential voltage                                                                                                                                                                                              | -0.1                                        | 0.1                                         | V      |       |
| $V_{BAT}$          | RTC battery supply voltage                                                                                                                                                                                                                | 1.71                                        | 3.6                                         | V      |       |
| $USBV_{DD}$        | USB Transceiver supply voltage                                                                                                                                                                                                            | 3.0                                         | 3.6                                         | V      | 1     |
| $V_{IH}$           | Input high voltage <ul style="list-style-type: none"> <li><math>2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}</math></li> <li><math>1.7\text{ V} \leq V_{DD} \leq 2.7\text{ V}</math></li> </ul>                                             | $0.7 \times V_{DD}$<br>$0.75 \times V_{DD}$ | —<br>—                                      | V<br>V |       |
| $V_{IL}$           | Input low voltage <ul style="list-style-type: none"> <li><math>2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}</math></li> <li><math>1.7\text{ V} \leq V_{DD} \leq 2.7\text{ V}</math></li> </ul>                                              | —<br>—                                      | $0.35 \times V_{DD}$<br>$0.3 \times V_{DD}$ | V<br>V |       |
| $V_{HYS}$          | Input hysteresis                                                                                                                                                                                                                          | $0.06 \times V_{DD}$                        | —                                           | V      |       |
| $I_{ICIO}$         | Analog and I/O pin DC injection current — single pin <ul style="list-style-type: none"> <li><math>V_{IN} &lt; V_{SS}-0.3\text{V}</math> (Negative current injection)</li> </ul>                                                           | -3                                          | —                                           | mA     | 2     |
| $I_{Ccont}$        | Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins <ul style="list-style-type: none"> <li>Negative current injection</li> </ul> | -25                                         | —                                           | mA     |       |
| $V_{ODPU}$         | Open drain pullup voltage level                                                                                                                                                                                                           | $V_{DD}$                                    | $V_{DD}$                                    | V      | 3     |
| $V_{RAM}$          | $V_{DD}$ voltage required to retain RAM                                                                                                                                                                                                   | 1.2                                         | —                                           | V      |       |
| $V_{RFVBAT}$       | $V_{BAT}$ voltage required to retain the VBAT register file                                                                                                                                                                               | $V_{POR\_VBAT}$                             | —                                           | V      |       |

1. USB nominal operating voltage is 3.3 V.
2. All analog and I/O pins are internally clamped to  $V_{SS}$  through ESD protection diodes. If  $V_{IN}$  is less than  $V_{IO\_MIN}$  or greater than  $V_{IO\_MAX}$ , a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as  $R=(V_{IO\_MIN}-V_{IN})/|I_{ICIO}|$ .
3. Open drain outputs must be pulled to  $V_{DD}$ .

## 2.2.2 LVD and POR operating requirements

**Table 2.  $V_{DD}$  supply LVD and POR operating requirements**

| Symbol     | Description                                                 | Min. | Typ. | Max. | Unit | Notes |
|------------|-------------------------------------------------------------|------|------|------|------|-------|
| $V_{POR}$  | Falling $V_{DD}$ POR detect voltage                         | 0.8  | 1.1  | 1.5  | V    |       |
| $V_{LVDH}$ | Falling low-voltage detect threshold — high range (LVDV=01) | 2.48 | 2.56 | 2.64 | V    |       |

Table continues on the next page...

**Table 2. V<sub>DD</sub> supply LVD and POR operating requirements (continued)**

| Symbol             | Description                                                                                                                                                                                                                      | Min. | Typ. | Max. | Unit | Notes |
|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|------|-------|
| V <sub>LVW1H</sub> | Low-voltage warning thresholds — high range <ul style="list-style-type: none"> <li>Level 1 falling (LVWV=00)</li> <li>Level 2 falling (LVWV=01)</li> <li>Level 3 falling (LVWV=10)</li> <li>Level 4 falling (LVWV=11)</li> </ul> | 2.62 | 2.70 | 2.78 | V    | 1     |
| V <sub>LVW2H</sub> |                                                                                                                                                                                                                                  | 2.72 | 2.80 | 2.88 | V    |       |
| V <sub>LVW3H</sub> |                                                                                                                                                                                                                                  | 2.82 | 2.90 | 2.98 | V    |       |
| V <sub>LVW4H</sub> |                                                                                                                                                                                                                                  | 2.92 | 3.00 | 3.08 | V    |       |
| V <sub>HYSH</sub>  | Low-voltage inhibit reset/recover hysteresis — high range                                                                                                                                                                        | —    | 80   | —    | mV   |       |
| V <sub>LVDL</sub>  | Falling low-voltage detect threshold — low range (LVDV=00)                                                                                                                                                                       | 1.54 | 1.60 | 1.66 | V    |       |
| V <sub>LVW1L</sub> | Low-voltage warning thresholds — low range <ul style="list-style-type: none"> <li>Level 1 falling (LVWV=00)</li> <li>Level 2 falling (LVWV=01)</li> <li>Level 3 falling (LVWV=10)</li> <li>Level 4 falling (LVWV=11)</li> </ul>  | 1.74 | 1.80 | 1.86 | V    | 1     |
| V <sub>LVW2L</sub> |                                                                                                                                                                                                                                  | 1.84 | 1.90 | 1.96 | V    |       |
| V <sub>LVW3L</sub> |                                                                                                                                                                                                                                  | 1.94 | 2.00 | 2.06 | V    |       |
| V <sub>LVW4L</sub> |                                                                                                                                                                                                                                  | 2.04 | 2.10 | 2.16 | V    |       |
| V <sub>HYSL</sub>  | Low-voltage inhibit reset/recover hysteresis — low range                                                                                                                                                                         | —    | 60   | —    | mV   |       |
| V <sub>BG</sub>    | Bandgap voltage reference                                                                                                                                                                                                        | 0.97 | 1.00 | 1.03 | V    |       |
| t <sub>LPO</sub>   | Internal low power oscillator period — factory trimmed                                                                                                                                                                           | 900  | 1000 | 1100 | μs   |       |

1. Rising threshold is the sum of falling threshold and hysteresis voltage

**Table 3. VBAT power operating requirements**

| Symbol                | Description                            | Min. | Typ. | Max. | Unit | Notes |
|-----------------------|----------------------------------------|------|------|------|------|-------|
| V <sub>POR_VBAT</sub> | Falling VBAT supply POR detect voltage | 0.8  | 1.1  | 1.5  | V    |       |

## 2.2.3 Voltage and current operating behaviors

**Table 4. Voltage and current operating behaviors**

| Symbol          | Description                                                                                                                                                                      | Min.                  | Typ. | Max. | Unit | Notes |
|-----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------|------|------|------|-------|
| V <sub>OH</sub> | Output high voltage — Normal drive pad except RESET_B<br>2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OH</sub> = -5 mA<br>1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OH</sub> = -2.5 mA | V <sub>DD</sub> - 0.5 | —    | —    | V    | 1     |
|                 |                                                                                                                                                                                  | V <sub>DD</sub> - 0.5 | —    | —    | V    |       |
|                 |                                                                                                                                                                                  | V <sub>DD</sub> - 0.5 | —    | —    | V    |       |
| V <sub>OH</sub> | Output high voltage — High drive pad except RESET_B<br>2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OH</sub> = -20 mA                                                                 | V <sub>DD</sub> - 0.5 | —    | —    | V    | 1     |

Table continues on the next page...



**Table 4. Voltage and current operating behaviors (continued)**

| Symbol    | Description                                                                                                                                                                                               | Min.           | Typ.           | Max.       | Unit                           | Notes |
|-----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------|----------------|------------|--------------------------------|-------|
|           | $1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}$ , $I_{OH} = -10\text{ mA}$                                                                                                                                  | $V_{DD} - 0.5$ | —              | —          | V                              |       |
| $I_{OHT}$ | Output high current total for all ports                                                                                                                                                                   | —              | —              | 100        | mA                             |       |
| $V_{OL}$  | Output low voltage — Normal drive pad except RESET_B<br>$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ , $I_{OL} = 5\text{ mA}$<br>$1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}$ , $I_{OL} = 2.5\text{ mA}$ | —<br>—         | —<br>—         | 0.5<br>0.5 | V<br>V                         | 1     |
| $V_{OL}$  | Output low voltage — High drive pad except RESET_B<br>$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ , $I_{OL} = 20\text{ mA}$<br>$1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}$ , $I_{OL} = 10\text{ mA}$   | —<br>—         | —<br>—         | 0.5<br>0.5 | V<br>V                         | 1     |
| $V_{OL}$  | Output low voltage — RESET_B<br>$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ , $I_{OL} = 3\text{ mA}$<br>$1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}$ , $I_{OL} = 1.5\text{ mA}$                         | —<br>—         | —<br>—         | 0.5<br>0.5 | V<br>V                         |       |
| $I_{OLT}$ | Output low current total for all ports                                                                                                                                                                    | —              | —              | 100        | mA                             |       |
| $I_{IN}$  | Input leakage current (per pin) for full temperature range<br>All pins other than high drive port pins<br>High drive port pins                                                                            | —<br>—         | 0.002<br>0.004 | 0.5<br>0.5 | $\mu\text{A}$<br>$\mu\text{A}$ | 1, 2  |
| $I_{IN}$  | Input leakage current (total all pins) for full temperature range                                                                                                                                         | —              | —              | 1.0        | $\mu\text{A}$                  | 2     |
| $R_{PU}$  | Internal pullup resistors                                                                                                                                                                                 | 20             | —              | 50         | $k\Omega$                      | 3     |
| $R_{PD}$  | Internal pulldown resistors                                                                                                                                                                               | 20             | —              | 50         | $k\Omega$                      | 4     |

1. PTB0, PTB1, PTC3, PTC4, PTD4, PTD5, PTD6, and PTD7 I/O have both high drive and normal drive capability selected by the associated PTx\_PCRn[DSE] control bit. All other GPIOs are normal drive only.
2. Measured at  $V_{DD}=3.6\text{V}$
3. Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and  $V_{input} = V_{SS}$
4. Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and  $V_{input} = V_{DD}$

## 2.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$ , and  $VLLSx \rightarrow \text{RUN}$  recovery times in the following table assume this clock configuration:

- CPU and system clocks = 72 MHz
- Bus clock = 36 MHz
- Flash clock = 24 MHz
- MCG mode: FEI

**Table 5. Power mode transition operating behaviors**

| Symbol           | Description                                                                                                                                                               | Min. | Typ. | Max. | Unit | Notes |
|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|------|-------|
| t <sub>POR</sub> | After a POR event, amount of time from the point V <sub>DD</sub> reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip. | —    | —    | 300  | μs   | 1     |
|                  | • VLLS0 → RUN                                                                                                                                                             | —    | —    | 135  | μs   |       |
|                  | • VLLS1 → RUN                                                                                                                                                             | —    | —    | 135  | μs   |       |
|                  | • VLLS2 → RUN                                                                                                                                                             | —    | —    | 75   | μs   |       |
|                  | • VLLS3 → RUN                                                                                                                                                             | —    | —    | 75   | μs   |       |
|                  | • LLS2 → RUN                                                                                                                                                              | —    | —    | 6    | μs   |       |
|                  | • LLS3 → RUN                                                                                                                                                              | —    | —    | 6    | μs   |       |
|                  | • VLPS → RUN                                                                                                                                                              | —    | —    | 5.7  | μs   |       |
|                  | • STOP → RUN                                                                                                                                                              | —    | —    | 5.7  | μs   |       |

1. Normal boot (FTFA\_OPT[LPBOOT]=1)

## 2.2.5 Power consumption operating behaviors

The current parameters in the table below are derived from code executing a while(1) loop from flash, unless otherwise noted.

The IDD typical values represent the statistical mean at 25°C, and the IDD maximum values for RUN, WAIT, VLPR, and VLPW represent data collected at 125°C junction temperature unless otherwise noted. The maximum values represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).

**Table 6. Power consumption operating behaviors**

| Symbol                | Description                                                                                                | Min. | Typ. | Max.     | Unit | Notes |
|-----------------------|------------------------------------------------------------------------------------------------------------|------|------|----------|------|-------|
| I <sub>DDA</sub>      | Analog supply current                                                                                      | —    | —    | See note | mA   | 1     |
| I <sub>DD_HSRUN</sub> | High Speed Run mode current - all peripheral clocks disabled, CoreMark benchmark code executing from flash |      |      |          |      |       |

Table continues on the next page...

**Table 6. Power consumption operating behaviors (continued)**

| Symbol                | Description                                                                             | Min. | Typ.  | Max.  | Unit | Notes   |
|-----------------------|-----------------------------------------------------------------------------------------|------|-------|-------|------|---------|
|                       | @ 1.8V                                                                                  | —    | 19.51 | 20.24 | mA   | 2, 3, 4 |
|                       | @ 3.0V                                                                                  | —    | 19.51 | 20.24 | mA   |         |
| I <sub>DD_HSRUN</sub> | High Speed Run mode current - all peripheral clocks disabled, code executing from flash |      |       |       |      | 5       |
|                       | @ 1.8V                                                                                  | —    | 16.9  | 17.63 | mA   |         |
|                       | @ 3.0V                                                                                  | —    | 17.0  | 17.73 | mA   |         |
| I <sub>DD_HSRUN</sub> | High Speed Run mode current — all peripheral clocks enabled, code executing from flash  |      |       |       |      | 6       |
|                       | @ 1.8V                                                                                  | —    | 22.8  | 23.53 | mA   |         |
|                       | @ 3.0V                                                                                  | —    | 22.9  | 23.63 | mA   |         |
| I <sub>DD_RUN</sub>   | Run mode current in Compute operation — CoreMark benchmark code executing from flash    |      |       |       |      | 2, 3, 7 |
|                       | @ 1.8V                                                                                  | —    | 11.39 | 12.12 | mA   |         |
|                       | @ 3.0V                                                                                  | —    | 11.58 | 12.31 | mA   |         |
| I <sub>DD_RUN</sub>   | Run mode current in Compute operation — code executing from flash                       |      |       |       |      | 7       |
|                       | @ 1.8V                                                                                  | —    | 10.90 | 11.90 | mA   |         |
|                       | @ 3.0V                                                                                  | —    | 10.90 | 12.23 | mA   |         |
| I <sub>DD_RUN</sub>   | Run mode current — all peripheral clocks disabled, code executing from flash            |      |       |       |      | 8       |
|                       | @ 1.8V                                                                                  | —    | 11.8  | 12.53 | mA   |         |
|                       | @ 3.0V                                                                                  | —    | 11.9  | 12.63 | mA   |         |
| I <sub>DD_RUN</sub>   | Run mode current — all peripheral clocks enabled, code executing from flash             |      |       |       |      | 9       |
|                       | @ 1.8V                                                                                  | —    | 15.5  | 16.23 | mA   |         |
|                       | @ 3.0V                                                                                  |      |       |       |      |         |
|                       | • @ 25°C                                                                                | —    | 15.6  | 16.33 | mA   |         |
|                       | • @ 70°C                                                                                | —    | 15.6  | 16.33 | mA   |         |
|                       | • @ 85°C                                                                                | —    | 15.6  | 16.33 | mA   |         |
| I <sub>DD_RUN</sub>   | Run mode current — Compute operation, code executing from flash                         |      |       |       |      | 10      |
|                       | @ 1.8V                                                                                  | —    | 10.9  | 11.63 | mA   |         |
|                       | @ 3.0V                                                                                  |      |       |       |      |         |
|                       | • @ 25°C                                                                                | —    | 10.9  | 11.63 | mA   |         |
|                       | • @ 70°C                                                                                | —    | 10.9  | 11.63 | mA   |         |
|                       | • @ 85°C                                                                                | —    | 10.9  | 11.63 | mA   |         |
| I <sub>DD_WAIT</sub>  | Wait mode high frequency current at 3.0 V — all peripheral clocks disabled              | —    | 6.5   | 7.23  | mA   | 8       |

Table continues on the next page...

**Table 6. Power consumption operating behaviors (continued)**

| Symbol                | Description                                                                                                             | Min. | Typ. | Max.  | Unit | Notes    |
|-----------------------|-------------------------------------------------------------------------------------------------------------------------|------|------|-------|------|----------|
| I <sub>DD_WAIT</sub>  | Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled                                           | —    | 3.9  | 4.63  | mA   | 11       |
| I <sub>DD_VLPR</sub>  | Very-low-power run mode current in Compute operation — CoreMark benchmark code executing from flash<br>@ 1.8V<br>@ 3.0V | —    | 0.60 | 0.88  | mA   | 2, 3, 12 |
|                       |                                                                                                                         | —    | 0.61 | 0.89  | mA   |          |
| I <sub>DD_VLPR</sub>  | Very-low-power run mode current in Compute operation, code executing from flash<br>@ 1.8V<br>@ 3.0V                     | —    | 0.48 | 0.76  | mA   | 12       |
|                       |                                                                                                                         | —    | 0.48 | 0.76  | mA   |          |
| I <sub>DD_VLPR</sub>  | Very-low-power run mode current at 3.0 V — all peripheral clocks disabled                                               | —    | 0.54 | 0.82  | mA   | 13       |
| I <sub>DD_VLPR</sub>  | Very-low-power run mode current at 3.0 V — all peripheral clocks enabled                                                | —    | 0.79 | 1.07  | mA   | 14       |
| I <sub>DD_VLPW</sub>  | Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled                                              | —    | 0.30 | 0.59  | mA   | 15       |
| I <sub>DD_STOP</sub>  | Stop mode current at 3.0 V<br>@ -40°C to 25°C<br>@ 70°C<br>@ 85°C                                                       | —    | 0.27 | 0.33  | mA   |          |
|                       |                                                                                                                         | —    | 0.31 | 0.36  | mA   |          |
|                       |                                                                                                                         | —    | 0.31 | 0.36  | mA   |          |
| I <sub>DD_VLPS</sub>  | Very-low-power stop mode current at 3.0 V<br>@ -40°C to 25°C<br>@ 70°C<br>@ 85°C                                        | —    | 4.2  | 9.00  | μA   |          |
|                       |                                                                                                                         | —    | 15.8 | 31.90 | μA   |          |
|                       |                                                                                                                         | —    | 26.9 | 50.95 | μA   |          |
| I <sub>DD_LLS3</sub>  | Low leakage stop mode 3 current at 3.0 V<br>@ -40°C to 25°C<br>@ 70°C<br>@ 85°C                                         | —    | 2.6  | 3.30  | μA   |          |
|                       |                                                                                                                         | —    | 6.2  | 8.60  | μA   |          |
|                       |                                                                                                                         | —    | 9.6  | 12.30 | μA   |          |
| I <sub>DD_LLS2</sub>  | Low leakage stop mode 2 current at 3.0 V<br>@ -40°C to 25°C<br>@ 70°C<br>@ 85°C                                         | —    | 2.4  | 3.00  | μA   |          |
|                       |                                                                                                                         | —    | 5.2  | 6.85  | μA   |          |
|                       |                                                                                                                         | —    | 7.9  | 9.95  | μA   |          |
| I <sub>DD_VLLS3</sub> | Very low-leakage stop mode 3 current at 3.0 V<br>@ -40°C to 25°C<br>@ 70°C<br>@ 85°C                                    | —    | 1.8  | 2.10  | μA   |          |
|                       |                                                                                                                         | —    | 4.3  | 5.70  | μA   |          |
|                       |                                                                                                                         | —    | 6.6  | 8.10  | μA   |          |
| I <sub>DD_VLLS2</sub> | Very low-leakage stop mode 2 current at 3.0 V<br>@ -40°C to 25°C<br>@ 70°C<br>@ 85°C                                    | —    | 1.6  | 1.80  | μA   |          |
|                       |                                                                                                                         | —    | 3.1  | 3.90  | μA   |          |
|                       |                                                                                                                         | —    | 4.7  | 7.00  | μA   |          |

Table continues on the next page...

**Table 6. Power consumption operating behaviors (continued)**

| Symbol                | Description                                                                    | Min. | Typ. | Max. | Unit | Notes |
|-----------------------|--------------------------------------------------------------------------------|------|------|------|------|-------|
| I <sub>DD_VLLS1</sub> | Very low-leakage stop mode 1 current at 3.0 V                                  |      |      |      |      |       |
|                       | @ -40°C to 25°C                                                                | —    | 0.70 | 0.90 | μA   |       |
|                       | @ 70°C                                                                         | —    | 1.78 | 2.09 | μA   |       |
| I <sub>DD_VLLS0</sub> | Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit enabled  |      |      |      |      |       |
|                       | @ -40°C to 25°C                                                                | —    | 0.40 | 0.49 | μA   |       |
|                       | @ 70°C                                                                         | —    | 1.38 | 1.49 | μA   |       |
| I <sub>DD_VLLS0</sub> | Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit disabled |      |      |      |      |       |
|                       | @ -40°C to 25°C                                                                | —    | 0.12 | 0.19 | μA   |       |
|                       | @ 70°C                                                                         | —    | 1.05 | 1.13 | μA   |       |
| I <sub>DD_VBAT</sub>  | Average current with RTC and 32kHz disabled at 3.0 V                           |      |      |      |      |       |
|                       | @ -40°C to 25°C                                                                | —    | 0.18 | 0.21 | μA   |       |
|                       | @ 70°C                                                                         | —    | 0.66 | 0.86 | μA   |       |
| I <sub>DD_VBAT</sub>  | Average current with RTC and 32kHz disabled at 3.0 V                           |      |      |      |      |       |
|                       | @ -40°C to 25°C                                                                | —    | 0.18 | 0.21 | μA   |       |
|                       | @ 70°C                                                                         | —    | 0.66 | 0.86 | μA   |       |
| I <sub>DD_VBAT</sub>  | Average current when CPU is not accessing RTC registers                        |      |      |      |      |       |
|                       | @ 1.8V                                                                         |      |      |      |      |       |
|                       | • @ -40°C to 25°C                                                              | —    | 0.57 | 0.67 | μA   | 16    |
| I <sub>DD_VBAT</sub>  | Average current when CPU is not accessing RTC registers                        |      |      |      |      |       |
|                       | @ 1.8V                                                                         |      |      |      |      |       |
|                       | • @ 70°C                                                                       | —    | 0.90 | 1.2  | μA   |       |
| I <sub>DD_VBAT</sub>  | Average current when CPU is not accessing RTC registers                        |      |      |      |      |       |
|                       | @ 1.8V                                                                         |      |      |      |      |       |
|                       | • @ 85°C                                                                       | —    | 0.90 | 1.2  | μA   |       |
| I <sub>DD_VBAT</sub>  | Average current when CPU is not accessing RTC registers                        |      |      |      |      |       |
|                       | @ 3.0V                                                                         |      |      |      |      |       |
|                       | • @ -40°C to 25°C                                                              | —    | 0.67 | 0.94 | μA   |       |
| I <sub>DD_VBAT</sub>  | Average current when CPU is not accessing RTC registers                        |      |      |      |      |       |
|                       | @ 3.0V                                                                         |      |      |      |      |       |
|                       | • @ 70°C                                                                       | —    | 1.0  | 1.4  | μA   |       |
| I <sub>DD_VBAT</sub>  | Average current when CPU is not accessing RTC registers                        |      |      |      |      |       |
|                       | @ 3.0V                                                                         |      |      |      |      |       |
|                       | • @ 85°C                                                                       | —    | 1.0  | 1.4  | μA   |       |

1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
2. Cache on and prefetch on, low compiler optimization.
3. Coremark benchmark compiled using IAR 7.2 with optimization level low.
4. 100 MHz core and system clock, 50 MHz bus clock, and 25 MHz flash clock. MCG configured for FEE mode. All peripheral clocks disabled.
5. 100MHz core and system clock, 50MHz bus clock, and 25MHz flash clock. MCG configured for FEI mode. All peripheral clocks disabled.
6. 100MHz core and system clock, 50MHz bus clock, and 25MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled.
7. 72 MHz core and system clock, 36 MHz bus clock, and 24 MHz flash clock. MCG configured for FEE mode. All peripheral clocks disabled. Compute operation.


## General

8. 72MHz core and system clock, 36MHz bus clock, and 24MHz flash clock. MCG configured for FEI mode. All peripheral clocks disabled.
9. 72MHz core and system clock, 36MHz bus clock, and 24MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled.
10. 72MHz core and system clock, 36MHz bus clock, and 24MHz flash clock. MCG configured for FEI mode. Compute Operation.
11. 25MHz core and system clock, 25MHz bus clock, and 25MHz flash clock. MCG configured for FEI mode.
12. 4 MHz core, system, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. Compute Operation. Code executing from flash.
13. 4 MHz core, system, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
14. 4 MHz core, system, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
15. 4 MHz core, system, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
16. Includes 32kHz oscillator current and RTC operation.


### 2.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode for 50 MHz and lower frequencies. MCG in FEE mode at frequencies between 50 MHz and 100MHz.
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA



**Figure 3. Run mode supply current vs. core frequency**



**Figure 4. VLPR mode supply current vs. core frequency**

## 2.2.6 EMC radiated emissions operating behaviors

**Table 7. EMC radiated emissions operating behaviors for 64 LQFP package**

| Parameter        | Conditions                                                                                                        | Clocks                                                       | Frequency range  | Level (Typ.) | Unit | Notes   |
|------------------|-------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------|------------------|--------------|------|---------|
| V <sub>EME</sub> | Device configuration, test conditions and EM testing per standard IEC 61967-2.<br>Supply voltages:<br>Temp = 25°C | FSYS = 100 MHz<br>FBUS = 50 MHz<br>External crystal = 10 MHz | 150 kHz–50 MHz   | 13           | dBuV | 1, 2, 3 |
|                  |                                                                                                                   |                                                              | 50 MHz–150 MHz   | 24           |      |         |
|                  |                                                                                                                   |                                                              | 150 MHz–500 MHz  | 23           |      |         |
|                  |                                                                                                                   |                                                              | 500 MHz–1000 MHz | 7            |      |         |
|                  |                                                                                                                   |                                                              | IEC level        | L            |      | 4       |

1. Measurements were made per IEC 61967-2 while the device was running typical application code.
2. Measurements were performed on the 64LQFP device, MK22FN128VLH10 .
3. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
4. IEC Level Maximums: M ≤ 18dBmV, L ≤ 24dBmV, K ≤ 30dBmV, I ≤ 36dBmV, H ≤ 42dBmV .



## 2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to [www.freescale.com](http://www.freescale.com).
2. Perform a keyword search for “EMC design.”

## 2.2.8 Capacitance attributes

Table 8. Capacitance attributes

| Symbol            | Description                     | Min. | Max. | Unit |
|-------------------|---------------------------------|------|------|------|
| C <sub>IN_A</sub> | Input capacitance: analog pins  | —    | 7    | pF   |
| C <sub>IN_D</sub> | Input capacitance: digital pins | —    | 7    | pF   |

## 2.3 Switching specifications

### 2.3.1 Device clock specifications

Table 9. Device clock specifications

| Symbol                                                                     | Description                                            | Min. | Max. | Unit | Notes |
|----------------------------------------------------------------------------|--------------------------------------------------------|------|------|------|-------|
| High Speed run mode                                                        |                                                        |      |      |      |       |
| f <sub>SYS</sub>                                                           | System and core clock                                  | —    | 100  | MHz  |       |
| f <sub>BUS</sub>                                                           | Bus clock                                              | —    | 50   | MHz  |       |
| Normal run mode (and High Speed run mode unless otherwise specified above) |                                                        |      |      |      |       |
| f <sub>SYS</sub>                                                           | System and core clock                                  | —    | 72   | MHz  |       |
| f <sub>SYS_USB</sub>                                                       | System and core clock when Full Speed USB in operation | 20   | —    | MHz  |       |
| f <sub>BUS</sub>                                                           | Bus clock                                              | —    | 50   | MHz  |       |
| f <sub>FLASH</sub>                                                         | Flash clock                                            | —    | 25   | MHz  |       |
| f <sub>LPTMR</sub>                                                         | LPTMR clock                                            | —    | 25   | MHz  |       |
| VLPR mode <sup>1</sup>                                                     |                                                        |      |      |      |       |
| f <sub>SYS</sub>                                                           | System and core clock                                  | —    | 4    | MHz  |       |
| f <sub>BUS</sub>                                                           | Bus clock                                              | —    | 4    | MHz  |       |
| f <sub>FLASH</sub>                                                         | Flash clock                                            | —    | 1    | MHz  |       |
| f <sub>ERCLK</sub>                                                         | External reference clock                               | —    | 16   | MHz  |       |

Table continues on the next page...

**Table 9. Device clock specifications (continued)**

| Symbol                   | Description                    | Min. | Max. | Unit | Notes |
|--------------------------|--------------------------------|------|------|------|-------|
| f <sub>LPTMR_pin</sub>   | LPTMR clock                    | —    | 25   | MHz  |       |
| f <sub>LPTMR_ERCLK</sub> | LPTMR external reference clock | —    | 16   | MHz  |       |
| f <sub>I2S_MCLK</sub>    | I2S master clock               | —    | 12.5 | MHz  |       |
| f <sub>I2S_BCLK</sub>    | I2S bit clock                  | —    | 4    | MHz  |       |

1. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

## 2.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and timers.

**Table 10. General switching specifications**

| Symbol | Description                                                                                                                                                                                                                                                                                                                                                                                                     | Min.             | Max.                | Unit                 | Notes |
|--------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|---------------------|----------------------|-------|
|        | GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path                                                                                                                                                                                                                                                                                                                              | 1.5              | —                   | Bus clock cycles     | 1, 2  |
|        | External RESET and NMI pin interrupt pulse width — Asynchronous path                                                                                                                                                                                                                                                                                                                                            | 100              | —                   | ns                   | 3     |
|        | GPIO pin interrupt pulse width (digital glitch filter disabled, passive filter disabled) — Asynchronous path                                                                                                                                                                                                                                                                                                    | 50               | —                   | ns                   | 4     |
|        | Mode select (EZP_CS) hold time after reset deassertion                                                                                                                                                                                                                                                                                                                                                          | 2                | —                   | Bus clock cycles     |       |
|        | Port rise and fall time <ul style="list-style-type: none"> <li>• Slew disabled <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> <li>• Slew enabled <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> </ul> | —<br>—<br>—<br>— | 10<br>5<br>30<br>16 | ns<br>ns<br>ns<br>ns | 5     |

1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
2. The greater of synchronous and asynchronous timing must be met.
3. These pins have a passive filter enabled on the inputs. This is the shortest pulse width that is guaranteed to be recognized.
4. These pins do not have a passive filter on the inputs. This is the shortest pulse width that is guaranteed to be recognized.
5. 25 pF load

## 2.4 Thermal specifications

### 2.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

| Symbol | Description              | Min. | Max. | Unit | Notes |
|--------|--------------------------|------|------|------|-------|
| $T_J$  | Die junction temperature | −40  | 95   | °C   |       |
| $T_A$  | Ambient temperature      | −40  | 85   | °C   | 1     |

1. Maximum  $T_A$  can be exceeded only if the user ensures that  $T_J$  does not exceed maximum  $T_J$ . The simplest method to determine  $T_J$  is:  $T_J = T_A + \Theta_{JA} \times \text{chip power dissipation}$ .

### 2.4.2 Thermal attributes

| Board type        | Symbol           | Description                                                      | 49 WLCSP | Unit | Notes |
|-------------------|------------------|------------------------------------------------------------------|----------|------|-------|
| Single-layer (1s) | $R_{\theta JA}$  | Thermal resistance, junction to ambient (natural convection)     | TBD      | °C/W | 1     |
| Four-layer (2s2p) | $R_{\theta JA}$  | Thermal resistance, junction to ambient (natural convection)     | 45.3     | °C/W | 2     |
| Single-layer (1s) | $R_{\theta JMA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed) | TBD      | °C/W | 3     |
| Four-layer (2s2p) | $R_{\theta JMA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed) | TBD      | °C/W | 3     |
| —                 | $R_{\theta JB}$  | Thermal resistance, junction to board                            | 35       | °C/W | 4     |
| —                 | $R_{\theta JC}$  | Thermal resistance, junction to case                             | TBD      | °C/W | 5     |
| —                 | $\Psi_{JT}$      | Thermal characterization                                         | TBD      | °C/W | 6     |

## Peripheral operating requirements and behaviors

| Board type | Symbol | Description                                                            | 49 WLCSP | Unit | Notes |
|------------|--------|------------------------------------------------------------------------|----------|------|-------|
|            |        | parameter, junction to package top outside center (natural convection) |          |      |       |

1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)* with the single layer board horizontal. Board meets JESD51-9 specification.
2. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.
3. Determined according to JEDEC Standard JESD51-6, *Integrated Circuits Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)* with the board horizontal.
4. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

## 3 Peripheral operating requirements and behaviors

### 3.1 Core modules

#### 3.1.1 SWD electricals

Table 12. SWD full voltage range electricals

| Symbol | Description                                                                                        | Min. | Max. | Unit |
|--------|----------------------------------------------------------------------------------------------------|------|------|------|
|        | Operating voltage                                                                                  | 1.71 | 3.6  | V    |
| S1     | SWD_CLK frequency of operation <ul style="list-style-type: none"><li>• Serial wire debug</li></ul> | 0    | 33   | MHz  |
| S2     | SWD_CLK cycle period                                                                               | 1/S1 | —    | ns   |
| S3     | SWD_CLK clock pulse width <ul style="list-style-type: none"><li>• Serial wire debug</li></ul>      | 15   | —    | ns   |
| S4     | SWD_CLK rise and fall times                                                                        | —    | 3    | ns   |
| S9     | SWD_DIO input data setup time to SWD_CLK rise                                                      | 8    | —    | ns   |
| S10    | SWD_DIO input data hold time after SWD_CLK rise                                                    | 1.4  | —    | ns   |
| S11    | SWD_CLK high to SWD_DIO data valid                                                                 | —    | 25   | ns   |
| S12    | SWD_CLK high to SWD_DIO high-Z                                                                     | 5    | —    | ns   |




Figure 5. Serial wire clock input timing




Figure 6. Serial wire data timing

### 3.1.2 JTAG electricals

Table 13. JTAG limited voltage range electricals

| Symbol | Description                                                                                                         | Min.   | Max.     | Unit |
|--------|---------------------------------------------------------------------------------------------------------------------|--------|----------|------|
|        | Operating voltage                                                                                                   | 2.7    | 3.6      | V    |
| J1     | TCLK frequency of operation <ul style="list-style-type: none"> <li>Boundary Scan</li> <li>JTAG and CJTAG</li> </ul> | 0<br>0 | 10<br>20 | MHz  |
| J2     | TCLK cycle period                                                                                                   | 1/J1   | —        | ns   |
| J3     | TCLK clock pulse width                                                                                              | 50     | —        | ns   |

Table continues on the next page...

**Table 13. JTAG limited voltage range electricals (continued)**

| Symbol | Description                                                                             | Min. | Max. | Unit |
|--------|-----------------------------------------------------------------------------------------|------|------|------|
|        | <ul style="list-style-type: none"> <li>Boundary Scan</li> <li>JTAG and CJTAG</li> </ul> | 25   | —    | ns   |
| J4     | TCLK rise and fall times                                                                | —    | 3    | ns   |
| J5     | Boundary scan input data setup time to TCLK rise                                        | 20   | —    | ns   |
| J6     | Boundary scan input data hold time after TCLK rise                                      | 1    | —    | ns   |
| J7     | TCLK low to boundary scan output data valid                                             | —    | 25   | ns   |
| J8     | TCLK low to boundary scan output high-Z                                                 | —    | 25   | ns   |
| J9     | TMS, TDI input data setup time to TCLK rise                                             | 8    | —    | ns   |
| J10    | TMS, TDI input data hold time after TCLK rise                                           | 1    | —    | ns   |
| J11    | TCLK low to TDO data valid                                                              | —    | 19   | ns   |
| J12    | TCLK low to TDO high-Z                                                                  | —    | 19   | ns   |
| J13    | $\overline{\text{TRST}}$ assert time                                                    | 100  | —    | ns   |
| J14    | $\overline{\text{TRST}}$ setup time (negation) to TCLK high                             | 8    | —    | ns   |

**Table 14. JTAG full voltage range electricals**

| Symbol | Description                                                                             | Min.     | Max.     | Unit     |
|--------|-----------------------------------------------------------------------------------------|----------|----------|----------|
|        | Operating voltage                                                                       | 1.71     | 3.6      | V        |
| J1     | TCLK frequency of operation                                                             |          |          | MHz      |
|        | <ul style="list-style-type: none"> <li>Boundary Scan</li> <li>JTAG and CJTAG</li> </ul> | 0<br>0   | 10<br>15 |          |
| J2     | TCLK cycle period                                                                       | 1/J1     | —        | ns       |
| J3     | TCLK clock pulse width                                                                  |          |          |          |
|        | <ul style="list-style-type: none"> <li>Boundary Scan</li> <li>JTAG and CJTAG</li> </ul> | 50<br>33 | —<br>—   | ns<br>ns |
| J4     | TCLK rise and fall times                                                                | —        | 3        | ns       |
| J5     | Boundary scan input data setup time to TCLK rise                                        | 20       | —        | ns       |
| J6     | Boundary scan input data hold time after TCLK rise                                      | 1.4      | —        | ns       |
| J7     | TCLK low to boundary scan output data valid                                             | —        | 27       | ns       |
| J8     | TCLK low to boundary scan output high-Z                                                 | —        | 27       | ns       |
| J9     | TMS, TDI input data setup time to TCLK rise                                             | 8        | —        | ns       |
| J10    | TMS, TDI input data hold time after TCLK rise                                           | 1.4      | —        | ns       |
| J11    | TCLK low to TDO data valid                                                              | —        | 26.2     | ns       |
| J12    | TCLK low to TDO high-Z                                                                  | —        | 26.2     | ns       |
| J13    | $\overline{\text{TRST}}$ assert time                                                    | 100      | —        | ns       |
| J14    | $\overline{\text{TRST}}$ setup time (negation) to TCLK high                             | 8        | —        | ns       |




Figure 7. Test clock input timing




Figure 8. Boundary scan (JTAG) timing




Figure 9. Test Access Port timing




Figure 10. TRST timing

### 3.2 System modules

There are no specifications necessary for the device's system modules.

### 3.3 Clock modules



### 3.3.1 MCG specifications

**Table 15. MCG specifications**

| Symbol                    | Description                                                                                                                          |                                                        | Min.                         | Typ.      | Max.    | Unit                  | Notes |
|---------------------------|--------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------|------------------------------|-----------|---------|-----------------------|-------|
| f <sub>ints_ft</sub>      | Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C                                                 |                                                        | —                            | 32.768    | —       | kHz                   |       |
| Δf <sub>ints_t</sub>      | Total deviation of internal reference frequency (slow clock) over voltage and temperature                                            |                                                        | —                            | +0.5/-0.7 | ± 2     | %                     |       |
| f <sub>ints_t</sub>       | Internal reference frequency (slow clock) — user trimmed                                                                             |                                                        | 31.25                        | —         | 39.0625 | kHz                   |       |
| Δf <sub>dco_res_t</sub>   | Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM                       |                                                        | —                            | ± 0.3     | ± 0.6   | %f <sub>dco</sub>     | 1     |
| Δf <sub>dco_t</sub>       | Total deviation of trimmed average DCO output frequency over voltage and temperature                                                 |                                                        | —                            | +0.5/-0.7 | ± 2     | %f <sub>dco</sub>     | 1, 2  |
| Δf <sub>dco_t</sub>       | Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C                           |                                                        | —                            | ± 0.3     | ± 1.5   | %f <sub>dco</sub>     | 1     |
| f <sub>intf_ft</sub>      | Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C                                                  |                                                        | —                            | 4         | —       | MHz                   |       |
| Δf <sub>intf_ft</sub>     | Frequency deviation of internal reference clock (fast clock) over temperature and voltage — factory trimmed at nominal VDD and 25 °C |                                                        | —                            | +1/-2     | ± 5     | %f <sub>intf_ft</sub> |       |
| f <sub>intf_t</sub>       | Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C                                                    |                                                        | 3                            | —         | 5       | MHz                   |       |
| f <sub>loc_low</sub>      | Loss of external clock minimum frequency — RANGE = 00                                                                                |                                                        | (3/5) x f <sub>ints_t</sub>  | —         | —       | kHz                   |       |
| f <sub>loc_high</sub>     | Loss of external clock minimum frequency — RANGE = 01, 10, or 11                                                                     |                                                        | (16/5) x f <sub>ints_t</sub> | —         | —       | kHz                   |       |
| FLL                       |                                                                                                                                      |                                                        |                              |           |         |                       |       |
| f <sub>fll_ref</sub>      | FLL reference frequency range                                                                                                        |                                                        | 31.25                        | —         | 39.0625 | kHz                   |       |
| f <sub>dco</sub>          | DCO output frequency range                                                                                                           | Low range (DRS=00)<br>640 × f <sub>fll_ref</sub>       | 20                           | 20.97     | 25      | MHz                   | 3, 4  |
|                           |                                                                                                                                      | Mid range (DRS=01)<br>1280 × f <sub>fll_ref</sub>      | 40                           | 41.94     | 50      | MHz                   |       |
|                           |                                                                                                                                      | Mid-high range (DRS=10)<br>1920 × f <sub>fll_ref</sub> | 60                           | 62.91     | 75      | MHz                   |       |
|                           |                                                                                                                                      | High range (DRS=11)<br>2560 × f <sub>fll_ref</sub>     | 80                           | 83.89     | 100     | MHz                   |       |
| f <sub>dco_t_DMX3_2</sub> | DCO output frequency                                                                                                                 | Low range (DRS=00)<br>732 × f <sub>fll_ref</sub>       | —                            | 23.99     | —       | MHz                   | 5, 6  |
|                           |                                                                                                                                      | Mid range (DRS=01)<br>1464 × f <sub>fll_ref</sub>      | —                            | 47.97     | —       | MHz                   |       |
|                           |                                                                                                                                      | Mid-high range (DRS=10)                                | —                            | 71.99     | —       | MHz                   |       |

Table continues on the next page...

**Table 15. MCG specifications (continued)**

| Symbol                     | Description                           | Min.                               | Typ. | Max.  | Unit | Notes |
|----------------------------|---------------------------------------|------------------------------------|------|-------|------|-------|
|                            |                                       | $2197 \times f_{\text{fill\_ref}}$ |      |       |      |       |
|                            |                                       | High range (DRS=11)                | —    | 95.98 | —    |       |
|                            |                                       | $2929 \times f_{\text{fill\_ref}}$ |      |       | MHz  |       |
| $J_{\text{cyc\_fll}}$      | FLL period jitter                     | —                                  | —    | —     | ps   |       |
|                            | • $f_{\text{VCO}} = 48 \text{ MHz}$   | —                                  | 180  | —     |      |       |
|                            | • $f_{\text{VCO}} = 98 \text{ MHz}$   | —                                  | 150  | —     |      |       |
| $t_{\text{fill\_acquire}}$ | FLL target frequency acquisition time | —                                  | —    | 1     | ms   | 7     |

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
2.  $2.0 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$ .
3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
4. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation ( $\Delta f_{\text{dco\_t}}$ ) over voltage and temperature should be considered.
5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
7. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

### 3.3.2 IRC48M specifications

**Table 16. IRC48M specifications**

| Symbol                             | Description                                                                                                                                            | Min. | Typ.      | Max.      | Unit                  | Notes |
|------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|------|-----------|-----------|-----------------------|-------|
| $V_{\text{DD}}$                    | Supply voltage                                                                                                                                         | 1.71 | —         | 3.6       | V                     |       |
| $I_{\text{DD48M}}$                 | Supply current                                                                                                                                         | —    | 400       | 500       | $\mu\text{A}$         |       |
| $f_{\text{irc48m}}$                | Internal reference frequency                                                                                                                           | —    | 48        | —         | MHz                   |       |
| $\Delta f_{\text{irc48m\_ol\_lv}}$ | Open loop total deviation of IRC48M frequency at low voltage ( $\text{VDD}=1.71\text{V}-1.89\text{V}$ ) over full temperature                          |      |           |           |                       |       |
|                                    | Regulator disable<br>( $\text{USB\_CLK\_RECOVER\_IRC\_EN}[\text{REG\_EN}]=0$ )                                                                         | —    | $\pm 0.5$ | $\pm 1.5$ | $\%f_{\text{irc48m}}$ |       |
|                                    | Regulator enable<br>( $\text{USB\_CLK\_RECOVER\_IRC\_EN}[\text{REG\_EN}]=1$ )                                                                          | —    | $\pm 0.5$ | $\pm 2.0$ |                       |       |
| $\Delta f_{\text{irc48m\_ol\_hv}}$ | Open loop total deviation of IRC48M frequency at high voltage ( $\text{VDD}=1.89\text{V}-3.6\text{V}$ ) over full temperature                          |      |           |           |                       |       |
|                                    | Regulator enable<br>( $\text{USB\_CLK\_RECOVER\_IRC\_EN}[\text{REG\_EN}]=1$ )                                                                          | —    | $\pm 0.5$ | $\pm 1.5$ | $\%f_{\text{irc48m}}$ |       |
| $\Delta f_{\text{irc48m\_ol\_hv}}$ | Open loop total deviation of IRC48M frequency at high voltage ( $\text{VDD}=1.89\text{V}-3.6\text{V}$ ) over $-40^\circ\text{C}$ to $85^\circ\text{C}$ | —    |           |           |                       |       |
|                                    | Regulator enable<br>( $\text{USB\_CLK\_RECOVER\_IRC\_EN}[\text{REG\_EN}]=1$ )                                                                          | —    | $\pm 0.5$ | $\pm 1.0$ | $\%f_{\text{irc48m}}$ | 1     |
| $\Delta f_{\text{irc48m\_cl}}$     | Closed loop total deviation of IRC48M frequency over voltage and temperature                                                                           | —    | —         | $\pm 0.1$ | $\%f_{\text{host}}$   | 2     |

Table continues on the next page...

**Table 16. IRC48M specifications (continued)**

| Symbol                  | Description         | Min. | Typ. | Max. | Unit | Notes |
|-------------------------|---------------------|------|------|------|------|-------|
| J <sub>cyc_irc48m</sub> | Period Jitter (RMS) | —    | 35   | 150  | ps   |       |
| t <sub>irc48mst</sub>   | Startup time        | —    | 2    | 3    | μs   | 3     |

1. The maximum value represents characterized results equivalent to the mean plus or minus three times the standard deviation (mean  $\pm$  3 sigma).
2. Closed loop operation of the IRC48M is only feasible for USB device operation; it is not usable for USB host operation. It is enabled by configuring for USB Device, selecting IRC48M as USB clock source, and enabling the clock recover function (USB\_CLK\_RECOVER\_IRC\_CTRL[CLOCK\_RECOVER\_EN]=1, USB\_CLK\_RECOVER\_IRC\_EN[IRC\_EN]=1).
3. IRC48M startup time is defined as the time between clock enablement and clock availability for system use. Enable the clock by one of the following settings:
  - USB\_CLK\_RECOVER\_IRC\_EN[IRC\_EN]=1, or
  - MCG operating in an external clocking mode and MCG\_C7[OSCSSEL]=10, or
  - SIM\_SOPT2[PLLFLSEL]=11

### 3.3.3 Oscillator electrical specifications

#### 3.3.3.1 Oscillator DC electrical specifications

**Table 17. Oscillator DC electrical specifications**

| Symbol             | Description                             | Min. | Typ. | Max. | Unit | Notes |
|--------------------|-----------------------------------------|------|------|------|------|-------|
| V <sub>DD</sub>    | Supply voltage                          | 1.71 | —    | 3.6  | V    |       |
| I <sub>DDOSC</sub> | Supply current — low-power mode (HGO=0) |      |      |      |      | 1     |
|                    | • 32 kHz                                | —    | 500  | —    | nA   |       |
|                    | • 4 MHz                                 | —    | 200  | —    | μA   |       |
|                    | • 8 MHz (RANGE=01)                      | —    | 300  | —    | μA   |       |
|                    | • 16 MHz                                | —    | 950  | —    | μA   |       |
|                    | • 24 MHz                                | —    | 1.2  | —    | mA   |       |
|                    | • 32 MHz                                | —    | 1.5  | —    | mA   |       |
| I <sub>DDOSC</sub> | Supply current — high-gain mode (HGO=1) |      |      |      |      | 1     |
|                    | • 32 kHz                                | —    | 25   | —    | μA   |       |
|                    | • 4 MHz                                 | —    | 400  | —    | μA   |       |
|                    | • 8 MHz (RANGE=01)                      | —    | 500  | —    | μA   |       |
|                    | • 16 MHz                                | —    | 2.5  | —    | mA   |       |
|                    | • 24 MHz                                | —    | 3    | —    | mA   |       |
|                    | • 32 MHz                                | —    | 4    | —    | mA   |       |
| C <sub>x</sub>     | EXTAL load capacitance                  | —    | —    | —    |      | 2, 3  |
| C <sub>y</sub>     | XTAL load capacitance                   | —    | —    | —    |      | 2, 3  |

Table continues on the next page...

**Table 17. Oscillator DC electrical specifications (continued)**

| Symbol                | Description                                                                                      | Min. | Typ.     | Max. | Unit       | Notes |
|-----------------------|--------------------------------------------------------------------------------------------------|------|----------|------|------------|-------|
| $R_F$                 | Feedback resistor — low-frequency, low-power mode (HGO=0)                                        | —    | —        | —    | M $\Omega$ | 2, 4  |
|                       | Feedback resistor — low-frequency, high-gain mode (HGO=1)                                        | —    | 10       | —    | M $\Omega$ |       |
|                       | Feedback resistor — high-frequency, low-power mode (HGO=0)                                       | —    | —        | —    | M $\Omega$ |       |
|                       | Feedback resistor — high-frequency, high-gain mode (HGO=1)                                       | —    | 1        | —    | M $\Omega$ |       |
| $R_S$                 | Series resistor — low-frequency, low-power mode (HGO=0)                                          | —    | —        | —    | k $\Omega$ |       |
|                       | Series resistor — low-frequency, high-gain mode (HGO=1)                                          | —    | 200      | —    | k $\Omega$ |       |
|                       | Series resistor — high-frequency, low-power mode (HGO=0)                                         | —    | —        | —    | k $\Omega$ |       |
|                       | Series resistor — high-frequency, high-gain mode (HGO=1)                                         | —    | 0        | —    | k $\Omega$ |       |
| $V_{pp}$ <sup>5</sup> | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)  | —    | 0.6      | —    | V          |       |
|                       | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)  | —    | $V_{DD}$ | —    | V          |       |
|                       | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0) | —    | 0.6      | —    | V          |       |
|                       | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1) | —    | $V_{DD}$ | —    | V          |       |

1.  $V_{DD}$ =3.3 V, Temperature =25 °C
2. See crystal or resonator manufacturer's recommendation
3.  $C_x$  and  $C_y$  can be provided by using either integrated capacitors or external components.
4. When low-power mode is selected,  $R_F$  is integrated and must not be attached externally.
5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other device.

### 3.3.3.2 Oscillator frequency specifications

**Table 18. Oscillator frequency specifications**

| Symbol        | Description                                                                       | Min. | Typ. | Max. | Unit | Notes |
|---------------|-----------------------------------------------------------------------------------|------|------|------|------|-------|
| $f_{osc\_lo}$ | Oscillator crystal or resonator frequency — low-frequency mode (MCG_C2[RANGE]=00) | 32   | —    | 40   | kHz  |       |

*Table continues on the next page...*

**Table 18. Oscillator frequency specifications (continued)**

| Symbol           | Description                                                                                     | Min. | Typ. | Max. | Unit | Notes |
|------------------|-------------------------------------------------------------------------------------------------|------|------|------|------|-------|
| $f_{osc\_hi\_1}$ | Oscillator crystal or resonator frequency — high-frequency mode (low range) (MCG_C2[RANGE]=01)  | 3    | —    | 8    | MHz  |       |
| $f_{osc\_hi\_2}$ | Oscillator crystal or resonator frequency — high-frequency mode (high range) (MCG_C2[RANGE]=1x) | 8    | —    | 32   | MHz  |       |
| $f_{ec\_extal}$  | Input clock frequency (external clock mode)                                                     | —    | —    | 50   | MHz  | 1, 2  |
| $t_{dc\_extal}$  | Input clock duty cycle (external clock mode)                                                    | 40   | 50   | 60   | %    |       |
| $t_{cst}$        | Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)                             | —    | 750  | —    | ms   | 3, 4  |
|                  | Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)                             | —    | 250  | —    | ms   |       |
|                  | Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)          | —    | 0.6  | —    | ms   |       |
|                  | Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)          | —    | 1    | —    | ms   |       |

1. Other frequency limits may apply when external clock is being used as a reference for the FLL.
2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
3. Proper PC board layout procedures must be followed to achieve specifications.
4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

### 3.3.4 32 kHz oscillator electrical characteristics

#### 3.3.4.1 32 kHz oscillator DC electrical specifications

**Table 19. 32kHz oscillator DC electrical specifications**

| Symbol                | Description                                   | Min. | Typ. | Max. | Unit |
|-----------------------|-----------------------------------------------|------|------|------|------|
| $V_{BAT}$             | Supply voltage                                | 1.71 | —    | 3.6  | V    |
| $R_F$                 | Internal feedback resistor                    | —    | 100  | —    | MΩ   |
| $C_{para}$            | Parasitical capacitance of EXTAL32 and XTAL32 | —    | 5    | 7    | pF   |
| $V_{pp}$ <sup>1</sup> | Peak-to-peak amplitude of oscillation         | —    | 0.6  | —    | V    |

1. When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

### 3.3.4.2 32 kHz oscillator frequency specifications

**Table 20. 32 kHz oscillator frequency specifications**

| Symbol            | Description                               | Min. | Typ.   | Max.      | Unit | Notes |
|-------------------|-------------------------------------------|------|--------|-----------|------|-------|
| $f_{osc\_lo}$     | Oscillator crystal                        | —    | 32.768 | —         | kHz  |       |
| $t_{start}$       | Crystal start-up time                     | —    | 1000   | —         | ms   | 1     |
| $f_{ec\_extal32}$ | Externally provided input clock frequency | —    | 32.768 | —         | kHz  | 2     |
| $V_{ec\_extal32}$ | Externally provided input clock amplitude | 700  | —      | $V_{BAT}$ | mV   | 2, 3  |

1. Proper PC board layout procedures must be followed to achieve specifications.
2. This specification is for an externally supplied clock driven to EXTAL32 and does not apply to any other clock input. The oscillator remains enabled and XTAL32 must be left unconnected.
3. The parameter specified is a peak-to-peak value and  $V_{IH}$  and  $V_{IL}$  specifications do not apply. The voltage of the applied clock must be within the range of  $V_{SS}$  to  $V_{BAT}$ .

## 3.4 Memories and memory interfaces

### 3.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

#### 3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

**Table 21. NVM program/erase timing specifications**

| Symbol         | Description                        | Min. | Typ. | Max. | Unit    | Notes |
|----------------|------------------------------------|------|------|------|---------|-------|
| $t_{hvp4}$     | Longword Program high-voltage time | —    | 7.5  | 18   | $\mu$ s | —     |
| $t_{hversscr}$ | Sector Erase high-voltage time     | —    | 13   | 113  | ms      | 1     |
| $t_{hversall}$ | Erase All high-voltage time        | —    | 52   | 452  | ms      | 1     |

1. Maximum time based on expectations at cycling end-of-life.

#### 3.4.1.2 Flash timing specifications — commands

**Table 22. Flash command timing specifications**

| Symbol         | Description                                   | Min. | Typ. | Max. | Unit    | Notes |
|----------------|-----------------------------------------------|------|------|------|---------|-------|
| $t_{rd1sec2k}$ | Read 1s Section execution time (flash sector) | —    | —    | 60   | $\mu$ s | 1     |
| $t_{pgmchk}$   | Program Check execution time                  | —    | —    | 45   | $\mu$ s | 1     |

*Table continues on the next page...*

**Table 22. Flash command timing specifications (continued)**

| Symbol        | Description                               | Min. | Typ. | Max. | Unit    | Notes |
|---------------|-------------------------------------------|------|------|------|---------|-------|
| $t_{rdsrc}$   | Read Resource execution time              | —    | —    | 30   | $\mu$ s | 1     |
| $t_{pgm4}$    | Program Longword execution time           | —    | 65   | 145  | $\mu$ s | —     |
| $t_{ersscr}$  | Erase Flash Sector execution time         | —    | 14   | 114  | ms      | 2     |
| $t_{rd1all}$  | Read 1s All Blocks execution time         | —    | —    | 0.9  | ms      | 1     |
| $t_{rdonce}$  | Read Once execution time                  | —    | —    | 30   | $\mu$ s | 1     |
| $t_{pgmonce}$ | Program Once execution time               | —    | 100  | —    | $\mu$ s | —     |
| $t_{ersall}$  | Erase All Blocks execution time           | —    | 140  | 1150 | ms      | 2     |
| $t_{vfykey}$  | Verify Backdoor Access Key execution time | —    | —    | 30   | $\mu$ s | 1     |

1. Assumes 25 MHz flash clock frequency.
2. Maximum times for erase parameters based on expectations at cycling end-of-life.

### 3.4.1.3 Flash high voltage current behaviors

**Table 23. Flash high voltage current behaviors**

| Symbol        | Description                                                           | Min. | Typ. | Max. | Unit |
|---------------|-----------------------------------------------------------------------|------|------|------|------|
| $I_{DD\_PGM}$ | Average current adder during high voltage flash programming operation | —    | 2.5  | 6.0  | mA   |
| $I_{DD\_ERS}$ | Average current adder during high voltage flash erase operation       | —    | 1.5  | 4.0  | mA   |

### 3.4.1.4 Reliability specifications

**Table 24. NVM reliability specifications**


| Symbol           | Description                            | Min. | Typ. <sup>1</sup> | Max. | Unit   | Notes |
|------------------|----------------------------------------|------|-------------------|------|--------|-------|
| Program Flash    |                                        |      |                   |      |        |       |
| $t_{nvmretp10k}$ | Data retention after up to 10 K cycles | 5    | 50                | —    | years  | —     |
| $t_{nvmretp1k}$  | Data retention after up to 1 K cycles  | 20   | 100               | —    | years  | —     |
| $n_{nvmcycp}$    | Cycling endurance                      | 10 K | 50 K              | —    | cycles | 2     |

1. Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
2. Cycling endurance represents number of program/erase cycles at  $-40\text{ }^{\circ}\text{C} \leq T_j \leq 125\text{ }^{\circ}\text{C}$ .

### 3.4.2 EzPort switching specifications

**Table 25. EzPort switching specifications**

| Num  | Description                                                                        | Min.                          | Max.               | Unit |
|------|------------------------------------------------------------------------------------|-------------------------------|--------------------|------|
|      | Operating voltage                                                                  | 1.71                          | 3.6                | V    |
| EP1  | EZP_CK frequency of operation (all commands except READ)                           | —                             | $f_{\text{SYS}}/2$ | MHz  |
| EP1a | EZP_CK frequency of operation (READ command)                                       | —                             | $f_{\text{SYS}}/8$ | MHz  |
| EP2  | $\overline{\text{EZP\_CS}}$ negation to next $\overline{\text{EZP\_CS}}$ assertion | $2 \times t_{\text{EZP\_CK}}$ | —                  | ns   |
| EP3  | $\overline{\text{EZP\_CS}}$ input valid to EZP_CK high (setup)                     | 5                             | —                  | ns   |
| EP4  | EZP_CK high to $\overline{\text{EZP\_CS}}$ input invalid (hold)                    | 5                             | —                  | ns   |
| EP5  | EZP_D input valid to EZP_CK high (setup)                                           | 2                             | —                  | ns   |
| EP6  | EZP_CK high to EZP_D input invalid (hold)                                          | 5                             | —                  | ns   |
| EP7  | EZP_CK low to EZP_Q output valid                                                   | —                             | 25                 | ns   |
| EP8  | EZP_CK low to EZP_Q output invalid (hold)                                          | 0                             | —                  | ns   |
| EP9  | $\overline{\text{EZP\_CS}}$ negation to EZP_Q tri-state                            | —                             | 12                 | ns   |



**Figure 11. EzPort Timing Diagram**

## 3.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.



## 3.6 Analog

### 3.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in [Table 26](#) and [Table 27](#) are achievable on the differential pins ADCx\_DPx, ADCx\_DMx.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

#### 3.6.1.1 16-bit ADC operating conditions

**Table 26. 16-bit ADC operating conditions**


| Symbol            | Description                         | Conditions                                                                                                | Min.                                   | Typ. <sup>1</sup> | Max.                                              | Unit | Notes             |
|-------------------|-------------------------------------|-----------------------------------------------------------------------------------------------------------|----------------------------------------|-------------------|---------------------------------------------------|------|-------------------|
| V <sub>DDA</sub>  | Supply voltage                      | Absolute                                                                                                  | 1.71                                   | —                 | 3.6                                               | V    |                   |
| ΔV <sub>DDA</sub> | Supply voltage                      | Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> )                                            | -100                                   | 0                 | +100                                              | mV   | <a href="#">2</a> |
| ΔV <sub>SSA</sub> | Ground voltage                      | Delta to V <sub>SS</sub> (V <sub>SS</sub> – V <sub>SSA</sub> )                                            | -100                                   | 0                 | +100                                              | mV   | <a href="#">2</a> |
| V <sub>REFH</sub> | ADC reference voltage high          |                                                                                                           | 1.13                                   | V <sub>DDA</sub>  | V <sub>DDA</sub>                                  | V    |                   |
| V <sub>REFL</sub> | ADC reference voltage low           |                                                                                                           | V <sub>SSA</sub>                       | V <sub>SSA</sub>  | V <sub>SSA</sub>                                  | V    |                   |
| V <sub>ADIN</sub> | Input voltage                       | <ul style="list-style-type: none"> <li>16-bit differential mode</li> <li>All other modes</li> </ul>       | V <sub>REFL</sub><br>V <sub>REFL</sub> | —<br>—            | 31/32 *<br>V <sub>REFH</sub><br>V <sub>REFH</sub> | V    |                   |
| C <sub>ADIN</sub> | Input capacitance                   | <ul style="list-style-type: none"> <li>16-bit mode</li> <li>8-bit / 10-bit / 12-bit modes</li> </ul>      | —<br>—                                 | 8<br>4            | 10<br>5                                           | pF   |                   |
| R <sub>ADIN</sub> | Input series resistance             |                                                                                                           | —                                      | 2                 | 5                                                 | kΩ   |                   |
| R <sub>AS</sub>   | Analog source resistance (external) | 13-bit / 12-bit modes<br>f <sub>ADCK</sub> < 4 MHz                                                        | —                                      | —                 | 5                                                 | kΩ   | <a href="#">3</a> |
| f <sub>ADCK</sub> | ADC conversion clock frequency      | ≤ 13-bit mode                                                                                             | 1.0                                    | —                 | 24.0                                              | MHz  | <a href="#">4</a> |
| f <sub>ADCK</sub> | ADC conversion clock frequency      | 16-bit mode                                                                                               | 2.0                                    | —                 | 12.0                                              | MHz  | <a href="#">4</a> |
| C <sub>rate</sub> | ADC conversion rate                 | ≤ 13-bit modes<br>No ADC hardware averaging<br>Continuous conversions enabled, subsequent conversion time | 20                                     | —                 | 1200                                              | Ksps | <a href="#">5</a> |

*Table continues on the next page...*

**Table 26. 16-bit ADC operating conditions (continued)**

| Symbol     | Description         | Conditions                                                                                             | Min. | Typ. <sup>1</sup> | Max. | Unit | Notes |
|------------|---------------------|--------------------------------------------------------------------------------------------------------|------|-------------------|------|------|-------|
| $C_{rate}$ | ADC conversion rate | 16-bit mode<br>No ADC hardware averaging<br>Continuous conversions enabled, subsequent conversion time | 37   | —                 | 461  | Ksps | 5     |

1. Typical values assume  $V_{DDA} = 3.0\text{ V}$ ,  $\text{Temp} = 25\text{ }^{\circ}\text{C}$ ,  $f_{ADCK} = 1.0\text{ MHz}$ , unless otherwise stated. Typical values are for reference only, and are not tested in production.
2. DC potential difference.
3. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had  $< 8\text{ }\Omega$  analog source resistance. The  $R_{AS}/C_{AS}$  time constant should be kept to  $< 1\text{ ns}$ .
4. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
5. For guidelines and examples of conversion rate calculation, download the [ADC calculator tool](#).

**Figure 12. ADC input impedance equivalency diagram**

### 3.6.1.2 16-bit ADC electrical characteristics

**Table 27. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )**


| Symbol         | Description                     | Conditions <sup>1</sup>                                                                                                                                                                                           | Min.                             | Typ. <sup>2</sup>                | Max.                         | Unit                         | Notes                             |
|----------------|---------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|----------------------------------|------------------------------|------------------------------|-----------------------------------|
| $I_{DDA\_ADC}$ | Supply current                  |                                                                                                                                                                                                                   | 0.215                            | —                                | 1.7                          | mA                           | 3                                 |
| $f_{ADACK}$    | ADC asynchronous clock source   | <ul style="list-style-type: none"> <li>• ADLPC = 1, ADHSC = 0</li> <li>• ADLPC = 1, ADHSC = 1</li> <li>• ADLPC = 0, ADHSC = 0</li> <li>• ADLPC = 0, ADHSC = 1</li> </ul>                                          | 1.2<br>2.4<br>3.0<br>4.4         | 2.4<br>4.0<br>5.2<br>6.2         | 3.9<br>6.1<br>7.3<br>9.5     | MHz<br>MHz<br>MHz<br>MHz     | $t_{ADACK} = 1/f_{ADACK}$         |
|                | Sample Time                     | See Reference Manual chapter for sample times                                                                                                                                                                     |                                  |                                  |                              |                              |                                   |
| TUE            | Total unadjusted error          | <ul style="list-style-type: none"> <li>• 12-bit modes</li> <li>• &lt;12-bit modes</li> </ul>                                                                                                                      | —<br>—                           | $\pm 4$<br>$\pm 1.4$             | $\pm 6.8$<br>$\pm 2.1$       | LSB <sup>4</sup>             | 5                                 |
| DNL            | Differential non-linearity      | <ul style="list-style-type: none"> <li>• 12-bit modes</li> <li>• &lt;12-bit modes</li> </ul>                                                                                                                      | —<br>—                           | $\pm 0.7$<br>$\pm 0.2$           | –1.1 to +1.9<br>–0.3 to 0.5  | LSB <sup>4</sup>             | 5                                 |
| INL            | Integral non-linearity          | <ul style="list-style-type: none"> <li>• 12-bit modes</li> <li>• &lt;12-bit modes</li> </ul>                                                                                                                      | —<br>—                           | $\pm 1.0$<br>$\pm 0.5$           | –2.7 to +1.9<br>–0.7 to +0.5 | LSB <sup>4</sup>             | 5                                 |
| $E_{FS}$       | Full-scale error                | <ul style="list-style-type: none"> <li>• 12-bit modes</li> <li>• &lt;12-bit modes</li> </ul>                                                                                                                      | —<br>—                           | –4<br>–1.4                       | –5.4<br>–1.8                 | LSB <sup>4</sup>             | $V_{ADIN} = V_{DDA}$ <sup>5</sup> |
| $E_Q$          | Quantization error              | <ul style="list-style-type: none"> <li>• 16-bit modes</li> <li>• <math>\leq 13</math>-bit modes</li> </ul>                                                                                                        | —<br>—                           | –1 to 0<br>—                     | —<br>$\pm 0.5$               | LSB <sup>4</sup>             |                                   |
| ENOB           | Effective number of bits        | 16-bit differential mode <ul style="list-style-type: none"> <li>• Avg = 32</li> <li>• Avg = 4</li> </ul> 16-bit single-ended mode <ul style="list-style-type: none"> <li>• Avg = 32</li> <li>• Avg = 4</li> </ul> | 12.8<br>11.9<br><br>12.2<br>11.4 | 14.5<br>13.8<br><br>13.9<br>13.1 | <br>—<br>—<br>—<br>—         | bits<br>bits<br>bits<br>bits | 6                                 |
| SINAD          | Signal-to-noise plus distortion | See ENOB                                                                                                                                                                                                          | $6.02 \times \text{ENOB} + 1.76$ |                                  |                              | dB                           |                                   |
| THD            | Total harmonic distortion       | 16-bit differential mode <ul style="list-style-type: none"> <li>• Avg = 32</li> </ul> 16-bit single-ended mode <ul style="list-style-type: none"> <li>• Avg = 32</li> </ul>                                       | —<br>—                           | –94<br>–85                       | —<br>—                       | dB<br>dB                     | 7                                 |
| SFDR           | Spurious free dynamic range     | 16-bit differential mode <ul style="list-style-type: none"> <li>• Avg = 32</li> </ul> 16-bit single-ended mode                                                                                                    | 82<br>78                         | 95<br>90                         | —<br>—                       | dB<br>dB                     | 7                                 |

Table continues on the next page...

**Table 27. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

| Symbol       | Description         | Conditions <sup>1</sup>                         | Min. | Typ. <sup>2</sup>      | Max. | Unit  | Notes                                                                                    |
|--------------|---------------------|-------------------------------------------------|------|------------------------|------|-------|------------------------------------------------------------------------------------------|
|              |                     | • Avg = 32                                      |      |                        |      |       |                                                                                          |
| $E_{IL}$     | Input leakage error |                                                 |      | $I_{in} \times R_{AS}$ |      | mV    | $I_{in}$ = leakage current<br>(refer to the MCU's voltage and current operating ratings) |
|              | Temp sensor slope   | Across the full temperature range of the device | 1.55 | 1.62                   | 1.69 | mV/°C | 8                                                                                        |
| $V_{TEMP25}$ | Temp sensor voltage | 25 °C                                           | 706  | 716                    | 726  | mV    | 8                                                                                        |

1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$
2. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25 °C,  $f_{ADCK} = 2.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC\_CFG1[ADLPC] (low power). For lowest power operation, ADC\_CFG1[ADLPC] must be set, the ADC\_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
4.  $1 \text{ LSB} = (V_{REFH} - V_{REFL})/2^N$
5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.
8. ADC conversion clock < 3 MHz

**Figure 13. Typical ENOB vs. ADC\_CLK for 16-bit differential mode**




Figure 14. Typical ENOB vs. ADC\_CLK for 16-bit single-ended mode


### 3.6.2 CMP and 6-bit DAC electrical specifications

Table 28. Comparator and 6-bit DAC electrical specifications

| Symbol      | Description                                         | Min.           | Typ. | Max.     | Unit             |
|-------------|-----------------------------------------------------|----------------|------|----------|------------------|
| $V_{DD}$    | Supply voltage                                      | 1.71           | —    | 3.6      | V                |
| $I_{DDHS}$  | Supply current, High-speed mode (EN=1, PMODE=1)     | —              | —    | 200      | $\mu$ A          |
| $I_{DDL S}$ | Supply current, low-speed mode (EN=1, PMODE=0)      | —              | —    | 20       | $\mu$ A          |
| $V_{AIN}$   | Analog input voltage                                | $V_{SS} - 0.3$ | —    | $V_{DD}$ | V                |
| $V_{AIO}$   | Analog input offset voltage                         | —              | —    | 20       | mV               |
| $V_H$       | Analog comparator hysteresis <sup>1</sup>           |                |      |          |                  |
|             | • CR0[HYSTCTR] = 00                                 | —              | 5    | —        | mV               |
|             | • CR0[HYSTCTR] = 01                                 | —              | 10   | —        | mV               |
|             | • CR0[HYSTCTR] = 10                                 | —              | 20   | —        | mV               |
|             | • CR0[HYSTCTR] = 11                                 | —              | 30   | —        | mV               |
| $V_{CMPOH}$ | Output high                                         | $V_{DD} - 0.5$ | —    | —        | V                |
| $V_{CMPOI}$ | Output low                                          | —              | —    | 0.5      | V                |
| $t_{DHS}$   | Propagation delay, high-speed mode (EN=1, PMODE=1)  | 20             | 50   | 200      | ns               |
| $t_{DLS}$   | Propagation delay, low-speed mode (EN=1, PMODE=0)   | 80             | 250  | 600      | ns               |
|             | Analog comparator initialization delay <sup>2</sup> | —              | —    | 40       | $\mu$ s          |
| $I_{DAC6b}$ | 6-bit DAC current adder (enabled)                   | —              | 7    | —        | $\mu$ A          |
| INL         | 6-bit DAC integral non-linearity                    | -0.5           | —    | 0.5      | LSB <sup>3</sup> |
| DNL         | 6-bit DAC differential non-linearity                | -0.3           | —    | 0.3      | LSB              |

## Peripheral operating requirements and behaviors

1. Typical hysteresis is measured with input voltage range limited to 0.6 to  $V_{DD}-0.6$  V.
2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP\_DACCR[DACEN], CMP\_DACCR[VRSEL], CMP\_DACCR[VOSEL], CMP\_MUXCR[PSEL], and CMP\_MUXCR[MSEL]) and the comparator output settling to a stable level.
3.  $1 \text{ LSB} = V_{\text{reference}}/64$



**Figure 15. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 0)**




Figure 16. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

### 3.6.3 12-bit DAC electrical characteristics

The 12-bit DAC output (DAC0\_OUT) is not available on an external pin and is limited to internal connections to CMP1 analog input and ADC0 channel input.

#### 3.6.3.1 12-bit DAC operating requirements

Table 29. 12-bit DAC operating requirements

| Symbol     | Description             | Min. | Max. | Unit | Notes |
|------------|-------------------------|------|------|------|-------|
| $V_{DDA}$  | Supply voltage          | 1.71 | 3.6  | V    |       |
| $V_{DACR}$ | Reference voltage       | 1.13 | 3.6  | V    | 1     |
| $C_L$      | Output load capacitance | —    | 100  | pF   | 2     |
| $I_L$      | Output load current     | —    | 1    | mA   |       |

1. The DAC reference can be selected to be  $V_{DDA}$  or  $V_{REFH}$ .
2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.


### 3.6.3.2 12-bit DAC operating behaviors

Table 30. 12-bit DAC operating behaviors

| Symbol           | Description                                                                                                                                     | Min.             | Typ.        | Max.       | Unit       | Notes |
|------------------|-------------------------------------------------------------------------------------------------------------------------------------------------|------------------|-------------|------------|------------|-------|
| $I_{DDA\_DACLP}$ | Supply current — low-power mode                                                                                                                 | —                | —           | 330        | $\mu A$    |       |
| $I_{DDA\_DACHP}$ | Supply current — high-speed mode                                                                                                                | —                | —           | 1200       | $\mu A$    |       |
| $t_{DACLP}$      | Full-scale settling time (0x080 to 0xF7F) — low-power mode                                                                                      | —                | 100         | 200        | $\mu s$    | 1     |
| $t_{DACHP}$      | Full-scale settling time (0x080 to 0xF7F) — high-power mode                                                                                     | —                | 15          | 30         | $\mu s$    | 1     |
| $t_{CCDACLP}$    | Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode                                                                | —                | 0.7         | 1          | $\mu s$    | 1     |
| $V_{dacoutl}$    | DAC output voltage range low — high-speed mode, no load, DAC set to 0x000                                                                       | —                | —           | 100        | mV         |       |
| $V_{dacouth}$    | DAC output voltage range high — high-speed mode, no load, DAC set to 0xFFF                                                                      | $V_{DACR} - 100$ | —           | $V_{DACR}$ | mV         |       |
| INL              | Integral non-linearity error — high speed mode                                                                                                  | —                | —           | $\pm 8$    | LSB        | 2     |
| DNL              | Differential non-linearity error — $V_{DACR} > 2 V$                                                                                             | —                | —           | $\pm 1$    | LSB        | 3     |
| DNL              | Differential non-linearity error — $V_{DACR} = V_{REF\_OUT}$                                                                                    | —                | —           | $\pm 1$    | LSB        | 4     |
| $V_{OFFSET}$     | Offset error                                                                                                                                    | —                | $\pm 0.4$   | $\pm 0.8$  | %FSR       | 5     |
| $E_G$            | Gain error                                                                                                                                      | —                | $\pm 0.1$   | $\pm 0.6$  | %FSR       | 5     |
| PSRR             | Power supply rejection ratio, $V_{DDA} \geq 2.4 V$                                                                                              | 60               | —           | 90         | dB         |       |
| $T_{CO}$         | Temperature coefficient offset voltage                                                                                                          | —                | 3.7         | —          | $\mu V/C$  | 6     |
| $T_{GE}$         | Temperature coefficient gain error                                                                                                              | —                | 0.000421    | —          | %FSR/C     |       |
| R <sub>op</sub>  | Output resistance (load = 3 k $\Omega$ )                                                                                                        | —                | —           | 250        | $\Omega$   |       |
| SR               | Slew rate -80h → F7Fh → 80h <ul style="list-style-type: none"> <li>High power (SP<sub>HP</sub>)</li> <li>Low power (SP<sub>LP</sub>)</li> </ul> | 1.2<br>0.05      | 1.7<br>0.12 | —<br>—     | V/ $\mu s$ |       |
| BW               | 3dB bandwidth <ul style="list-style-type: none"> <li>High power (SP<sub>HP</sub>)</li> <li>Low power (SP<sub>LP</sub>)</li> </ul>               | 550<br>40        | —<br>—      | —<br>—     | kHz        |       |

- Settling within  $\pm 1$  LSB
- The INL is measured for 0 + 100 mV to  $V_{DACR} - 100$  mV
- The DNL is measured for 0 + 100 mV to  $V_{DACR} - 100$  mV
- The DNL is measured for 0 + 100 mV to  $V_{DACR} - 100$  mV with  $V_{DDA} > 2.4 V$
- Calculated by a best fit curve from  $V_{SS} + 100$  mV to  $V_{DACR} - 100$  mV
- $V_{DDA} = 3.0 V$ , reference select set for  $V_{DDA}$  (DACx\_CO:DACRFS = 1), high power mode (DACx\_CO:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device





**Figure 17. Typical INL error vs. digital code**




Figure 18. Offset at half scale vs. temperature

### 3.6.4 Voltage reference electrical specifications

Table 31. VREF full-range operating requirements

| Symbol    | Description             | Min.                                      | Max. | Unit | Notes |
|-----------|-------------------------|-------------------------------------------|------|------|-------|
| $V_{DDA}$ | Supply voltage          | 1.71                                      | 3.6  | V    |       |
| $T_A$     | Temperature             | Operating temperature range of the device |      | °C   |       |
| $C_L$     | Output load capacitance | 100                                       |      | nF   | 1, 2  |

1.  $C_L$  must be connected to VREF\_OUT if the VREF\_OUT functionality is being used for either an internal or external reference.
2. The load capacitance should not exceed +/-25% of the nominal specified  $C_L$  value over the operating temperature range of the device.

**Table 32. VREF full-range operating behaviors**

| Symbol                  | Description                                                                          | Min.   | Typ.   | Max.   | Unit | Notes |
|-------------------------|--------------------------------------------------------------------------------------|--------|--------|--------|------|-------|
| $V_{out}$               | Voltage reference output with factory trim at nominal $V_{DDA}$ and temperature=25°C | 1.1920 | 1.1950 | 1.1980 | V    | 1     |
| $V_{out}$               | Voltage reference output with user trim at nominal $V_{DDA}$ and temperature=25°C    | 1.1945 | 1.1950 | 1.1955 | V    | 1     |
| $V_{step}$              | Voltage reference trim step                                                          | —      | 0.5    | —      | mV   | 1     |
| $V_{tdrift}$            | Temperature drift ( $V_{max} - V_{min}$ across the full temperature range)           | —      | —      | 15     | mV   | 1     |
| $I_{bg}$                | Bandgap only current                                                                 | —      | —      | 80     | μA   |       |
| $I_{lp}$                | Low-power buffer current                                                             | —      | —      | 360    | uA   | 1     |
| $I_{hp}$                | High-power buffer current                                                            | —      | —      | 1      | mA   | 1     |
| $\Delta V_{LOAD}$       | Load regulation<br>• current = ± 1.0 mA                                              | —      | 200    | —      | μV   | 1, 2  |
| $T_{stup}$              | Buffer startup time                                                                  | —      | —      | 100    | μs   |       |
| $T_{chop\_osc\_st\_up}$ | Internal bandgap start-up delay with chop oscillator enabled                         | —      | —      | 35     | ms   |       |
| $V_{vdift}$             | Voltage drift ( $V_{max} - V_{min}$ across the full voltage range)                   | —      | 2      | —      | mV   | 1     |

1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.
2. Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

**Table 33. VREF limited-range operating requirements**

| Symbol | Description | Min. | Max. | Unit | Notes |
|--------|-------------|------|------|------|-------|
| $T_A$  | Temperature | 0    | 70   | °C   |       |

**Table 34. VREF limited-range operating behaviors**

| Symbol       | Description                                                                   | Min. | Max. | Unit | Notes |
|--------------|-------------------------------------------------------------------------------|------|------|------|-------|
| $V_{tdrift}$ | Temperature drift ( $V_{max} - V_{min}$ across the limited temperature range) | —    | 10   | mV   |       |

## 3.7 Timers

See [General switching specifications](#).

## 3.8 Communication interfaces

### 3.8.1 USB electrical specifications

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit [usb.org](http://usb.org).

#### NOTE

The MCGFLLCLK does not meet the USB jitter specifications for certification.

The IRC48M meets the USB jitter specifications for certification in Device mode when the USB clock recovery mode is enabled. It does not meet the USB jitter specifications for certification in Host mode operation.

This device does not have the USB\_CLKIN signal available and therefore cannot support Host mode operation.


### 3.8.2 DSPI switching specifications (limited voltage range)

The Deserial Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

**Table 35. Master mode DSPI timing (limited voltage range)**

| Num | Description                                     | Min.                            | Max.                     | Unit | Notes |
|-----|-------------------------------------------------|---------------------------------|--------------------------|------|-------|
|     | Operating voltage                               | 2.7                             | 3.6                      | V    |       |
|     | Frequency of operation                          | —                               | 25                       | MHz  |       |
| DS1 | DSPI_SCK output cycle time                      | $2 \times t_{\text{BUS}}$       | —                        | ns   |       |
| DS2 | DSPI_SCK output high/low time                   | $(t_{\text{SCK}}/2) - 2$        | $(t_{\text{SCK}}/2) + 2$ | ns   |       |
| DS3 | DSPI_PCS <sub>n</sub> valid to DSPI_SCK delay   | $(t_{\text{BUS}} \times 2) - 2$ | —                        | ns   | 1     |
| DS4 | DSPI_SCK to DSPI_PCS <sub>n</sub> invalid delay | $(t_{\text{BUS}} \times 2) - 2$ | —                        | ns   | 2     |
| DS5 | DSPI_SCK to DSPI_SOUT valid                     | —                               | 8.5                      | ns   |       |
| DS6 | DSPI_SCK to DSPI_SOUT invalid                   | -2                              | —                        | ns   |       |
| DS7 | DSPI_SIN to DSPI_SCK input setup                | 16.2                            | —                        | ns   |       |
| DS8 | DSPI_SCK to DSPI_SIN input hold                 | 0                               | —                        | ns   |       |


1. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
2. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].



**Figure 19. DSPI classic SPI timing — master mode**

**Table 36. Slave mode DSPI timing (limited voltage range)**

| Num  | Description                              | Min.                      | Max.                     | Unit    |
|------|------------------------------------------|---------------------------|--------------------------|---------|
|      | Operating voltage                        | 2.7                       | 3.6                      | V       |
|      | Frequency of operation                   | —                         | 12.5                     | MHz     |
| DS9  | DSPI_SCK input cycle time                | $4 \times t_{\text{BUS}}$ | —                        | ns      |
| DS10 | DSPI_SCK input high/low time             | $(t_{\text{SCK}}/2) - 2$  | $(t_{\text{SCK}}/2) + 2$ | ns      |
| DS11 | DSPI_SCK to DSPI_SOUT valid              | —                         | 21.4                     | ns      |
| DS12 | DSPI_SCK to DSPI_SOUT invalid            | 0                         | —                        | ns      |
| DS13 | DSPI_SIN to DSPI_SCK input setup         | 2.6                       | —                        | ns      |
| DS14 | DSPI_SCK to DSPI_SIN input hold          | 7                         | —                        | ns      |
| DS15 | DSPI_SS active to DSPI_SOUT driven       | —                         | 17                       | ns </td |
| DS16 | DSPI_SS inactive to DSPI_SOUT not driven | —                         | 17                       | ns      |



**Figure 20. DSPI classic SPI timing — slave mode**


### 3.8.3 DSPI switching specifications (full voltage range)

The Deserial Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

**Table 37. Master mode DSPI timing (full voltage range)**

| Num | Description                         | Min.                     | Max.              | Unit | Notes |
|-----|-------------------------------------|--------------------------|-------------------|------|-------|
|     | Operating voltage                   | 1.71                     | 3.6               | V    | 1     |
|     | Frequency of operation              | —                        | 12.5              | MHz  |       |
| DS1 | DSPI_SCK output cycle time          | $4 \times t_{BUS}$       | —                 | ns   |       |
| DS2 | DSPI_SCK output high/low time       | $(t_{SCK/2}) - 4$        | $(t_{SCK/2}) + 4$ | ns   |       |
| DS3 | DSPI_PCSn valid to DSPI_SCK delay   | $(t_{BUS} \times 2) - 4$ | —                 | ns   | 2     |
| DS4 | DSPI_SCK to DSPI_PCSn invalid delay | $(t_{BUS} \times 2) - 4$ | —                 | ns   | 3     |
| DS5 | DSPI_SCK to DSPI_SOUT valid         | —                        | 10                | ns   |       |
| DS6 | DSPI_SCK to DSPI_SOUT invalid       | -4.5                     | —                 | ns   |       |
| DS7 | DSPI_SIN to DSPI_SCK input setup    | 24.6                     | —                 | ns   |       |
| DS8 | DSPI_SCK to DSPI_SIN input hold     | 0                        | —                 | ns   |       |


1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.
2. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
3. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].



**Figure 21. DSPI classic SPI timing — master mode**

**Table 38. Slave mode DSPI timing (full voltage range)**

| Num  | Description                              | Min.                      | Max.                     | Unit |
|------|------------------------------------------|---------------------------|--------------------------|------|
|      | Operating voltage                        | 1.71                      | 3.6                      | V    |
|      | Frequency of operation                   | —                         | 6.25                     | MHz  |
| DS9  | DSPI_SCK input cycle time                | $8 \times t_{\text{BUS}}$ | —                        | ns   |
| DS10 | DSPI_SCK input high/low time             | $(t_{\text{SCK}}/2) - 4$  | $(t_{\text{SCK}}/2) + 4$ | ns   |
| DS11 | DSPI_SCK to DSPI_SOUT valid              | —                         | 29.5                     | ns   |
| DS12 | DSPI_SCK to DSPI_SOUT invalid            | 0                         | —                        | ns   |
| DS13 | DSPI_SIN to DSPI_SCK input setup         | 3.2                       | —                        | ns   |
| DS14 | DSPI_SCK to DSPI_SIN input hold          | 7                         | —                        | ns   |
| DS15 | DSPI_SS active to DSPI_SOUT driven       | —                         | 25                       | ns   |
| DS16 | DSPI_SS inactive to DSPI_SOUT not driven | —                         | 25                       | ns   |

**Figure 22. DSPI classic SPI timing — slave mode**

### 3.8.4 Inter-Integrated Circuit Interface (I<sup>2</sup>C) timing

**Table 39. I<sup>2</sup>C timing**

| Characteristic                                                                               | Symbol                | Standard Mode |         | Fast Mode |                  | Unit          |
|----------------------------------------------------------------------------------------------|-----------------------|---------------|---------|-----------|------------------|---------------|
|                                                                                              |                       | Minimum       | Maximum | Minimum   | Maximum          |               |
| SCL Clock Frequency                                                                          | $f_{\text{SCL}}$      | 0             | 100     | 0         | 400 <sup>1</sup> | kHz           |
| Hold time (repeated) START condition. After this period, the first clock pulse is generated. | $t_{\text{HD}}$ ; STA | 4             | —       | 0.6       | —                | $\mu\text{s}$ |
| LOW period of the SCL clock                                                                  | $t_{\text{LOW}}$      | 4.7           | —       | 1.25      | —                | $\mu\text{s}$ |
| HIGH period of the SCL clock                                                                 | $t_{\text{HIGH}}$     | 4             | —       | 0.6       | —                | $\mu\text{s}$ |
| Set-up time for a repeated START condition                                                   | $t_{\text{SU}}$ ; STA | 4.7           | —       | 0.6       | —                | $\mu\text{s}$ |

Table continues on the next page...

**Table 39. I<sup>2</sup>C timing (continued)**

| Characteristic                                                    | Symbol                | Standard Mode    |                   | Fast Mode                           |                  | Unit |
|-------------------------------------------------------------------|-----------------------|------------------|-------------------|-------------------------------------|------------------|------|
|                                                                   |                       | Minimum          | Maximum           | Minimum                             | Maximum          |      |
| Data hold time for I <sup>2</sup> C bus devices                   | t <sub>HD</sub> ; DAT | 0 <sup>2</sup>   | 3.45 <sup>3</sup> | 0 <sup>4</sup>                      | 0.9 <sup>2</sup> | μs   |
| Data set-up time                                                  | t <sub>SU</sub> ; DAT | 250 <sup>5</sup> | —                 | 100 <sup>3, 6</sup>                 | —                | ns   |
| Rise time of SDA and SCL signals                                  | t <sub>r</sub>        | —                | 1000              | 20 + 0.1C <sub>b</sub> <sup>7</sup> | 300              | ns   |
| Fall time of SDA and SCL signals                                  | t <sub>f</sub>        | —                | 300               | 20 + 0.1C <sub>b</sub> <sup>6</sup> | 300              | ns   |
| Set-up time for STOP condition                                    | t <sub>SU</sub> ; STO | 4                | —                 | 0.6                                 | —                | μs   |
| Bus free time between STOP and START condition                    | t <sub>BUF</sub>      | 4.7              | —                 | 1.3                                 | —                | μs   |
| Pulse width of spikes that must be suppressed by the input filter | t <sub>SP</sub>       | N/A              | N/A               | 0                                   | 50               | ns   |


1. The maximum SCL Clock Frequency in Fast mode with maximum bus loading can only be achieved when using the High drive pins across the full voltage range and when using the Normal drive pins and VDD ≥ 2.7 V.
2. The master mode I<sup>2</sup>C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL lines.
3. The maximum t<sub>HD</sub>; DAT must be met only if the device does not stretch the LOW period (t<sub>LOW</sub>) of the SCL signal.
4. Input signal Slew = 10 ns and Output Load = 50 pF
5. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
6. A Fast mode I<sup>2</sup>C bus device can be used in a Standard mode I<sup>2</sup>C bus system, but the requirement t<sub>SU</sub>; DAT ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU</sub>; DAT = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification) before the SCL line is released.
7. C<sub>b</sub> = total capacitance of the one bus line in pF.

**Table 40. I<sup>2</sup>C 1 Mbps timing**

| Characteristic                                                                               | Symbol                | Minimum                             | Maximum        | Unit |
|----------------------------------------------------------------------------------------------|-----------------------|-------------------------------------|----------------|------|
| SCL Clock Frequency                                                                          | f <sub>SCL</sub>      | 0                                   | 1 <sup>1</sup> | MHz  |
| Hold time (repeated) START condition. After this period, the first clock pulse is generated. | t <sub>HD</sub> ; STA | 0.26                                | —              | μs   |
| LOW period of the SCL clock                                                                  | t <sub>LOW</sub>      | 0.5                                 | —              | μs   |
| HIGH period of the SCL clock                                                                 | t <sub>HIGH</sub>     | 0.26                                | —              | μs   |
| Set-up time for a repeated START condition                                                   | t <sub>SU</sub> ; STA | 0.26                                | —              | μs   |
| Data hold time for I <sup>2</sup> C bus devices                                              | t <sub>HD</sub> ; DAT | 0                                   | —              | μs   |
| Data set-up time                                                                             | t <sub>SU</sub> ; DAT | 50                                  | —              | ns   |
| Rise time of SDA and SCL signals                                                             | t <sub>r</sub>        | 20 + 0.1C <sub>b</sub> <sup>2</sup> | 120            | ns   |
| Fall time of SDA and SCL signals                                                             | t <sub>f</sub>        | 20 + 0.1C <sub>b</sub> <sup>2</sup> | 120            | ns   |
| Set-up time for STOP condition                                                               | t <sub>SU</sub> ; STO | 0.26                                | —              | μs   |
| Bus free time between STOP and START condition                                               | t <sub>BUF</sub>      | 0.5                                 | —              | μs   |
| Pulse width of spikes that must be suppressed by the input filter                            | t <sub>SP</sub>       | 0                                   | 50             | ns   |

1. The maximum SCL clock frequency of 1 Mbps can support maximum bus loading when using the High drive pins across the full voltage range.
2. C<sub>b</sub> = total capacitance of the one bus line in pF.





**Figure 23. Timing definition for devices on the I<sup>2</sup>C bus**

### 3.8.5 UART switching specifications

See [General switching specifications](#).

### 3.8.6 I2S/SAI switching specifications

This section provides the AC timing for the I2S/SAI module in master mode (clocks are driven) and slave mode (clocks are input). All timing is given for noninverted serial clock polarity (TCR2[BCP] is 0, RCR2[BCP] is 0) and a noninverted frame sync (TCR4[FSP] is 0, RCR4[FSP] is 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the bit clock signal (BCLK) and/or the frame sync (FS) signal shown in the following figures.

#### 3.8.6.1 Normal Run, Wait and Stop mode performance over a limited operating voltage range

This section provides the operating performance over a limited operating voltage for the device in Normal Run, Wait and Stop modes.


**Table 41. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (limited voltage range)**

| Num. | Characteristic                               | Min. | Max. | Unit        |
|------|----------------------------------------------|------|------|-------------|
|      | Operating voltage                            | 2.7  | 3.6  | V           |
| S1   | I2S_MCLK cycle time                          | 40   | —    | ns          |
| S2   | I2S_MCLK pulse width high/low                | 45%  | 55%  | MCLK period |
| S3   | I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)  | 80   | —    | ns          |
| S4   | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low | 45%  | 55%  | BCLK period |

*Table continues on the next page...*

**Table 41. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (limited voltage range) (continued)**

| Num. | Characteristic                                                    | Min. | Max. | Unit |
|------|-------------------------------------------------------------------|------|------|------|
| S5   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output valid   | —    | 15   | ns   |
| S6   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output invalid | 0    | —    | ns   |
| S7   | I2S_TX_BCLK to I2S_TXD valid                                      | —    | 15   | ns   |
| S8   | I2S_TX_BCLK to I2S_TXD invalid                                    | 0    | —    | ns   |
| S9   | I2S_RXD/I2S_RX_FS input setup before<br>I2S_RX_BCLK               | 18   | —    | ns   |
| S10  | I2S_RXD/I2S_RX_FS input hold after<br>I2S_RX_BCLK                 | 0    | —    | ns   |

**Figure 24. I2S/SAI timing — master modes****Table 42. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (limited voltage range)**


| Num. | Characteristic                                                    | Min. | Max. | Unit        |
|------|-------------------------------------------------------------------|------|------|-------------|
|      | Operating voltage                                                 | 2.7  | 3.6  | V           |
| S11  | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)                        | 80   | —    | ns          |
| S12  | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low<br>(input)           | 45%  | 55%  | MCLK period |
| S13  | I2S_TX_FS/I2S_RX_FS input setup before<br>I2S_TX_BCLK/I2S_RX_BCLK | 4.5  | —    | ns          |
| S14  | I2S_TX_FS/I2S_RX_FS input hold after<br>I2S_TX_BCLK/I2S_RX_BCLK   | 2    | —    | ns          |

Table continues on the next page...

**Table 42. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (limited voltage range) (continued)**

| Num. | Characteristic                                                 | Min. | Max. | Unit |
|------|----------------------------------------------------------------|------|------|------|
| S15  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid                  | —    | 20   | ns   |
| S16  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid                | 0    | —    | ns   |
| S17  | I2S_RXD setup before I2S_RX_BCLK                               | 4.5  | —    | ns   |
| S18  | I2S_RXD hold after I2S_RX_BCLK                                 | 2    | —    | ns   |
| S19  | I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup> | —    | 25   | ns   |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear

**Figure 25. I2S/SAI timing — slave modes**

### 3.8.6.2 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.


**Table 43. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (full voltage range)**

| Num. | Characteristic                               | Min. | Max. | Unit        |
|------|----------------------------------------------|------|------|-------------|
|      | Operating voltage                            | 1.71 | 3.6  | V           |
| S1   | I2S_MCLK cycle time                          | 40   | —    | ns          |
| S2   | I2S_MCLK pulse width high/low                | 45%  | 55%  | MCLK period |
| S3   | I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)  | 80   | —    | ns          |
| S4   | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low | 45%  | 55%  | BCLK period |

Table continues on the next page...

**Table 43. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (full voltage range) (continued)**

| Num. | Characteristic                                                    | Min. | Max. | Unit |
|------|-------------------------------------------------------------------|------|------|------|
| S5   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output valid   | —    | 15   | ns   |
| S6   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output invalid | -1.0 | —    | ns   |
| S7   | I2S_TX_BCLK to I2S_TXD valid                                      | —    | 15   | ns   |
| S8   | I2S_TX_BCLK to I2S_TXD invalid                                    | 0    | —    | ns   |
| S9   | I2S_RXD/I2S_RX_FS input setup before<br>I2S_RX_BCLK               | 27   | —    | ns   |
| S10  | I2S_RXD/I2S_RX_FS input hold after<br>I2S_RX_BCLK                 | 0    | —    | ns   |

**Figure 26. I2S/SAI timing — master modes****Table 44. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (full voltage range)**


| Num. | Characteristic                                                    | Min. | Max. | Unit        |
|------|-------------------------------------------------------------------|------|------|-------------|
|      | Operating voltage                                                 | 1.71 | 3.6  | V           |
| S11  | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)                        | 80   | —    | ns          |
| S12  | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)              | 45%  | 55%  | MCLK period |
| S13  | I2S_TX_FS/I2S_RX_FS input setup before<br>I2S_TX_BCLK/I2S_RX_BCLK | 5.8  | —    | ns          |
| S14  | I2S_TX_FS/I2S_RX_FS input hold after<br>I2S_TX_BCLK/I2S_RX_BCLK   | 2    | —    | ns          |

Table continues on the next page...

**Table 44. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (full voltage range) (continued)**

| Num. | Characteristic                                                 | Min. | Max. | Unit |
|------|----------------------------------------------------------------|------|------|------|
| S15  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid                  | —    | 28.5 | ns   |
| S16  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid                | 0    | —    | ns   |
| S17  | I2S_RXD setup before I2S_RX_BCLK                               | 5.8  | —    | ns   |
| S18  | I2S_RXD hold after I2S_RX_BCLK                                 | 2    | —    | ns   |
| S19  | I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup> | —    | 26.3 | ns   |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear

**Figure 27. I2S/SAI timing — slave modes**

### 3.8.6.3 VLPR, VLPW, and VLPS mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in VLPR, VLPW, and VLPS modes.


**Table 45. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range)**

| Num. | Characteristic                               | Min. | Max. | Unit        |
|------|----------------------------------------------|------|------|-------------|
|      | Operating voltage                            | 1.71 | 3.6  | V           |
| S1   | I2S_MCLK cycle time                          | 62.5 | —    | ns          |
| S2   | I2S_MCLK pulse width high/low                | 45%  | 55%  | MCLK period |
| S3   | I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)  | 250  | —    | ns          |
| S4   | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low | 45%  | 55%  | BCLK period |

Table continues on the next page...

**Table 45. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range) (continued)**

| Num. | Characteristic                                                    | Min. | Max. | Unit |
|------|-------------------------------------------------------------------|------|------|------|
| S5   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output valid   | —    | 45   | ns   |
| S6   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output invalid | -1   | —    | ns   |
| S7   | I2S_TX_BCLK to I2S_TXD valid                                      | —    | 45   | ns   |
| S8   | I2S_TX_BCLK to I2S_TXD invalid                                    | 0    | —    | ns   |
| S9   | I2S_RXD/I2S_RX_FS input setup before<br>I2S_RX_BCLK               | 45   | —    | ns   |
| S10  | I2S_RXD/I2S_RX_FS input hold after<br>I2S_RX_BCLK                 | 0    | —    | ns   |

**Figure 28. I2S/SAI timing — master modes****Table 46. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range)**


| Num. | Characteristic                                                    | Min. | Max. | Unit        |
|------|-------------------------------------------------------------------|------|------|-------------|
|      | Operating voltage                                                 | 1.71 | 3.6  | V           |
| S11  | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)                        | 250  | —    | ns          |
| S12  | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)              | 45%  | 55%  | MCLK period |
| S13  | I2S_TX_FS/I2S_RX_FS input setup before<br>I2S_TX_BCLK/I2S_RX_BCLK | 30   | —    | ns          |
| S14  | I2S_TX_FS/I2S_RX_FS input hold after<br>I2S_TX_BCLK/I2S_RX_BCLK   | 7    | —    | ns          |

Table continues on the next page...

**Table 46. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range) (continued)**

| Num. | Characteristic                                                 | Min. | Max. | Unit |
|------|----------------------------------------------------------------|------|------|------|
| S15  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid                  | —    | 63   | ns   |
| S16  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid                | 0    | —    | ns   |
| S17  | I2S_RXD setup before I2S_RX_BCLK                               | 30   | —    | ns   |
| S18  | I2S_RXD hold after I2S_RX_BCLK                                 | 4    | —    | ns   |
| S19  | I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup> | —    | 72   | ns   |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear

**Figure 29. I2S/SAI timing — slave modes**

## 4 Dimensions

### 4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to [freescale.com](http://freescale.com) and perform a keyword search for the drawing's document number:

| If you want the drawing for this package | Then use this document number |
|------------------------------------------|-------------------------------|
| 49-pin WLCSP                             | 98ASA00718D                   |

## 5 Pinout

### 5.1 K22 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

#### NOTE

This package offering is subject to removal.

| 49 WLC SP | Pin Name                                         | Default                                          | ALT0                                             | ALT1               | ALT2      | ALT3            | ALT4 | ALT5 | ALT6     | ALT7           | EzPort |
|-----------|--------------------------------------------------|--------------------------------------------------|--------------------------------------------------|--------------------|-----------|-----------------|------|------|----------|----------------|--------|
| B6        | PTE0/<br>CLKOUT32K                               | ADC1_SE4a                                        | ADC1_SE4a                                        | PTE0/<br>CLKOUT32K | SPI1_PCS1 | UART1_TX        |      |      | I2C1_SDA | RTC_<br>CLKOUT |        |
| D5        | PTE1/<br>LLWU_P0                                 | ADC1_SE5a                                        | ADC1_SE5a                                        | PTE1/<br>LLWU_P0   | SPI1_SOUT | UART1_RX        |      |      | I2C1_SCL | SPI1_SIN       |        |
| E5        | PTE2/<br>LLWU_P1                                 | ADC1_SE6a                                        | ADC1_SE6a                                        | PTE2/<br>LLWU_P1   | SPI1_SCK  | UART1_CTS_<br>b |      |      |          |                |        |
| A7        | PTE3                                             | ADC1_SE7a                                        | ADC1_SE7a                                        | PTE3               | SPI1_SIN  | UART1_RTS_<br>b |      |      |          | SPI1_SOUT      |        |
| E4        | PTE4/<br>LLWU_P2                                 | DISABLED                                         |                                                  | PTE4/<br>LLWU_P2   | SPI1_PCS0 | LPUART0_TX      |      |      |          |                |        |
| D4        | PTE5                                             | DISABLED                                         |                                                  | PTE5               | SPI1_PCS2 | LPUART0_RX      |      |      |          |                |        |
| B7        | VDD                                              | VDD                                              | VDD                                              |                    |           |                 |      |      |          |                |        |
| C6        | VSS                                              | VSS                                              | VSS                                              |                    |           |                 |      |      |          |                |        |
| C6        | VSS                                              | VSS                                              | VSS                                              |                    |           |                 |      |      |          |                |        |
| C7        | USB0_DP                                          | USB0_DP                                          | USB0_DP                                          |                    |           |                 |      |      |          |                |        |
| D7        | USB0_DM                                          | USB0_DM                                          | USB0_DM                                          |                    |           |                 |      |      |          |                |        |
| D6        | USBVDD                                           | USBVDD                                           | USBVDD                                           |                    |           |                 |      |      |          |                |        |
| F7        | VDDA                                             | VDDA                                             | VDDA                                             |                    |           |                 |      |      |          |                |        |
| F7        | VREFH                                            | VREFH                                            | VREFH                                            |                    |           |                 |      |      |          |                |        |
| G7        | VREFL                                            | VREFL                                            | VREFL                                            |                    |           |                 |      |      |          |                |        |
| G7        | VSSA                                             | VSSA                                             | VSSA                                             |                    |           |                 |      |      |          |                |        |
| G6        | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC1_SE18 | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC1_SE18 | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC1_SE18 |                    |           |                 |      |      |          |                |        |
| F5        | XTAL32                                           | XTAL32                                           | XTAL32                                           |                    |           |                 |      |      |          |                |        |
| G5        | EXTAL32                                          | EXTAL32                                          | EXTAL32                                          |                    |           |                 |      |      |          |                |        |
| G4        | VBAT                                             | VBAT                                             | VBAT                                             |                    |           |                 |      |      |          |                |        |



| 49<br>WLC<br>SP | Pin Name          | Default                               | ALT0                   | ALT1              | ALT2            | ALT3            | ALT4             | ALT5   | ALT6             | ALT7                   | EzPort   |
|-----------------|-------------------|---------------------------------------|------------------------|-------------------|-----------------|-----------------|------------------|--------|------------------|------------------------|----------|
| F4              | PTA0              | JTAG_TCLK/<br>SWD_CLK/<br>EZP_CLK     |                        | PTA0              | UART0_CTS_<br>b | FTM0_CH5        |                  |        |                  | JTAG_TCLK/<br>SWD_CLK  | EZP_CLK  |
| F6              | PTA1              | JTAG_TDI/<br>EZP_DI                   |                        | PTA1              | UART0_RX        | FTM0_CH6        |                  |        |                  | JTAG_TDI               | EZP_DI   |
| E7              | PTA2              | JTAG_TDO/<br>TRACE_<br>SWO/<br>EZP_DO |                        | PTA2              | UART0_TX        | FTM0_CH7        |                  |        |                  | JTAG_TDO/<br>TRACE_SWO | EZP_DO   |
| E6              | PTA3              | JTAG_TMS/<br>SWD_DIO                  |                        | PTA3              | UART0_RTS_<br>b | FTM0_CH0        |                  |        |                  | JTAG_TMS/<br>SWD_DIO   |          |
| F3              | PTA4/<br>LLWU_P3  | NMI_b/<br>EZP_CS_b                    |                        | PTA4/<br>LLWU_P3  |                 | FTM0_CH1        |                  |        |                  | NMI_b                  | EZP_CS_b |
| G3              | VDD               | VDD                                   | VDD                    |                   |                 |                 |                  |        |                  |                        |          |
| F2              | VSS               | VSS                                   | VSS                    |                   |                 |                 |                  |        |                  |                        |          |
| G2              | PTA18             | EXTAL0                                | EXTAL0                 | PTA18             |                 | FTM0_FLT2       | FTM_CLKIN0       |        |                  |                        |          |
| G1              | PTA19             | XTAL0                                 | XTAL0                  | PTA19             |                 | FTM1_FLT0       | FTM_CLKIN1       |        | LPTMR0_<br>ALT1  |                        |          |
| F1              | RESET_b           | RESET_b                               | RESET_b                |                   |                 |                 |                  |        |                  |                        |          |
| E3              | PTB0/<br>LLWU_P5  | ADC0_SE8/<br>ADC1_SE8                 | ADC0_SE8/<br>ADC1_SE8  | PTB0/<br>LLWU_P5  | I2C0_SCL        | FTM1_CH0        |                  |        | FTM1_QD_<br>PHA  |                        |          |
| E2              | PTB1              | ADC0_SE9/<br>ADC1_SE9                 | ADC0_SE9/<br>ADC1_SE9  | PTB1              | I2C0_SDA        | FTM1_CH1        |                  |        | FTM1_QD_<br>PHB  |                        |          |
| D2              | PTB2              | ADC0_SE12                             | ADC0_SE12              | PTB2              | I2C0_SCL        | UART0_RTS_<br>b |                  |        | FTM0_FLT3        |                        |          |
| E1              | PTB3              | ADC0_SE13                             | ADC0_SE13              | PTB3              | I2C0_SDA        | UART0_CTS_<br>b |                  |        | FTM0_FLT0        |                        |          |
| D1              | PTB16             | DISABLED                              |                        | PTB16             | SPI1_SOUT       | UART0_RX        | FTM_CLKIN0       |        | EWM_IN           |                        |          |
| C2              | PTB17             | DISABLED                              |                        | PTB17             | SPI1_SIN        | UART0_TX        | FTM_CLKIN1       |        | EWM_OUT_b        |                        |          |
| C1              | PTC0              | ADC0_SE14                             | ADC0_SE14              | PTC0              | SPI0_PCS4       | PDB0_<br>EXTRG  | USB_SOF_<br>OUT  |        |                  |                        |          |
| B1              | PTC1/<br>LLWU_P6  | ADC0_SE15                             | ADC0_SE15              | PTC1/<br>LLWU_P6  | SPI0_PCS3       | UART1_RTS_<br>b | FTM0_CH0         |        | I2S0_TXD0        | LPUART0_<br>RTS_b      |          |
| B2              | PTC2              | ADC0_SE4b/<br>CMP1_IN0                | ADC0_SE4b/<br>CMP1_IN0 | PTC2              | SPI0_PCS2       | UART1_CTS_<br>b | FTM0_CH1         |        | I2S0_TX_FS       | LPUART0_<br>CTS_b      |          |
| A1              | PTC3/<br>LLWU_P7  | CMP1_IN1                              | CMP1_IN1               | PTC3/<br>LLWU_P7  | SPI0_PCS1       | UART1_RX        | FTM0_CH2         | CLKOUT | I2S0_TX_<br>BCLK | LPUART0_RX             |          |
| C6              | VSS               | VSS                                   | VSS                    |                   |                 |                 |                  |        |                  |                        |          |
| B7              | VDD               | VDD                                   | VDD                    |                   |                 |                 |                  |        |                  |                        |          |
| A2              | PTC4/<br>LLWU_P8  | DISABLED                              |                        | PTC4/<br>LLWU_P8  | SPI0_PCS0       | UART1_TX        | FTM0_CH3         |        | CMP1_OUT         | LPUART0_TX             |          |
| D3              | PTC5/<br>LLWU_P9  | DISABLED                              |                        | PTC5/<br>LLWU_P9  | SPI0_SCK        | LPTMR0_<br>ALT2 | I2S0_RXD0        |        | CMP0_OUT         | FTM0_CH2               |          |
| C3              | PTC6/<br>LLWU_P10 | CMP0_IN0                              | CMP0_IN0               | PTC6/<br>LLWU_P10 | SPI0_SOUT       | PDB0_<br>EXTRG  | I2S0_RX_<br>BCLK |        | I2S0_MCLK        |                        |          |

## Pinout

| 49 WLC SP | Pin Name      | Default   | ALT0      | ALT1          | ALT2      | ALT3        | ALT4       | ALT5 | ALT6          | ALT7      | EzPort |
|-----------|---------------|-----------|-----------|---------------|-----------|-------------|------------|------|---------------|-----------|--------|
| B3        | PTC7          | CMP0_IN1  | CMP0_IN1  | PTC7          | SPI0_SIN  | USB_SOF_OUT | I2S0_RX_FS |      |               |           |        |
| A3        | PTD0/LLWU_P12 | DISABLED  |           | PTD0/LLWU_P12 | SPI0_PCS0 | UART2_RTS_b |            |      | LPUART0_RTS_b |           |        |
| A4        | PTD1          | ADC0_SE5b | ADC0_SE5b | PTD1          | SPI0_SCK  | UART2_CTS_b |            |      | LPUART0_CTS_b |           |        |
| B4        | PTD2/LLWU_P13 | DISABLED  |           | PTD2/LLWU_P13 | SPI0_SOUT | UART2_RX    |            |      | LPUART0_RX    | I2C0_SCL  |        |
| C4        | PTD3          | DISABLED  |           | PTD3          | SPI0_SIN  | UART2_TX    |            |      | LPUART0_TX    | I2C0_SDA  |        |
| A5        | PTD4/LLWU_P14 | DISABLED  |           | PTD4/LLWU_P14 | SPI0_PCS1 | UART0_RTS_b | FTM0_CH4   |      | EWM_IN        | SPI1_PCS0 |        |
| B5        | PTD5          | ADC0_SE6b | ADC0_SE6b | PTD5          | SPI0_PCS2 | UART0_CTS_b | FTM0_CH5   |      | EWM_OUT_b     | SPI1_SCK  |        |
| C5        | PTD6/LLWU_P15 | ADC0_SE7b | ADC0_SE7b | PTD6/LLWU_P15 | SPI0_PCS3 | UART0_RX    | FTM0_CH6   |      | FTM0_FLT0     | SPI1_SOUT |        |
| A6        | PTD7          | DISABLED  |           | PTD7          |           | UART0_TX    | FTM0_CH7   |      | FTM0_FLT1     | SPI1_SIN  |        |

## 5.2 K22 Pinouts

This figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.

### NOTE

This package offering is subject to removal.

|   | 1                | 2                | 3                 | 4                 | 5                 | 6                                                | 7              |   |
|---|------------------|------------------|-------------------|-------------------|-------------------|--------------------------------------------------|----------------|---|
| A | PTC3/<br>LLWU_P7 | PTC4/<br>LLWU_P8 | PTD0/<br>LLWU_P12 | PTD1              | PTD4/<br>LLWU_P14 | PTD7                                             | PTE3           | A |
| B | PTC1/<br>LLWU_P6 | PTC2             | PTC7              | PTD2/<br>LLWU_P13 | PTD5              | PTE0/<br>CLKOUT32K                               | VDD            | B |
| C | PTC0             | PTB17            | PTC6/<br>LLWU_P10 | PTD3              | PTD6/<br>LLWU_P15 | VSS                                              | USB0_DP        | C |
| D | PTB16            | PTB2             | PTC5/<br>LLWU_P9  | PTE5              | PTE1/<br>LLWU_P0  | USBVDD                                           | USB0_DM        | D |
| E | PTB3             | PTB1             | PTB0/<br>LLWU_P5  | PTE4/<br>LLWU_P2  | PTE2/<br>LLWU_P1  | PTA3                                             | PTA2           | E |
| F | RESET_b          | VSS              | PTA4/<br>LLWU_P3  | PTA0              | XTAL32            | PTA1                                             | VDDA/<br>VREFH | F |
| G | PTA19            | PTA18            | VDD               | VBAT              | EXTAL32           | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC1_SE18 | VSSA/<br>VREFL | G |

Figure 30. K22 49 WLCSP Pinout Diagram

## 6 Part identification

### 6.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

### 6.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

### 6.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

## Part identification

| Field | Description                 | Values                                                                                                                                                                                                  |
|-------|-----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Q     | Qualification status        | <ul style="list-style-type: none"><li>• M = Fully qualified, general market flow, full reel</li><li>• P = Prequalification</li><li>• K = Fully qualified, general market flow, 100 piece reel</li></ul> |
| K##   | Kinetis family              | <ul style="list-style-type: none"><li>• K22</li></ul>                                                                                                                                                   |
| A     | Key attribute               | <ul style="list-style-type: none"><li>• D = Cortex-M4 w/ DSP</li><li>• F = Cortex-M4 w/ DSP and FPU</li></ul>                                                                                           |
| M     | Flash memory type           | <ul style="list-style-type: none"><li>• N = Program flash only</li><li>• X = Program flash and FlexMemory</li></ul>                                                                                     |
| FFF   | Program flash memory size   | <ul style="list-style-type: none"><li>• 128 = 128 KB</li><li>• 256 = 256 KB</li><li>• 512 = 512 KB</li></ul>                                                                                            |
| R     | Silicon revision            | <ul style="list-style-type: none"><li>• Z = Initial</li><li>• (Blank) = Main</li><li>• A = Revision after main</li></ul>                                                                                |
| T     | Temperature range (°C)      | <ul style="list-style-type: none"><li>• V = -40 to 105</li><li>• C = -40 to 85</li></ul>                                                                                                                |
| PP    | Package identifier          | <ul style="list-style-type: none"><li>• AK = 49 WLCSP (2.915 mm x 3.142 mm)</li></ul>                                                                                                                   |
| CC    | Maximum CPU frequency (MHz) | <ul style="list-style-type: none"><li>• 5 = 50 MHz</li><li>• 7 = 72 MHz</li><li>• 10 = 100 MHz</li><li>• 12 = 120 MHz</li><li>• 15 = 150 MHz</li></ul>                                                  |
| N     | Packaging type              | <ul style="list-style-type: none"><li>• R = Tape and reel</li></ul>                                                                                                                                     |

## 6.4 Example

This is an example part number:

MK22FN128VDC10

## 6.5 49-pin WLCSP part marking

The 49-pin WLCSP package parts follow the part-marking scheme in the following table.

**Table 47. 49-pin WLCSP part marking**

| MK Part number  | MK Part Marking |
|-----------------|-----------------|
| MK22FN128CAK10R | MK22FN128CAK10  |

## 7 Revision History

The following table provides a revision history for this document.

**Table 48. Revision History**

| Rev. No. | Date   | Substantial Changes    |
|----------|--------|------------------------|
| 5        | 4/2015 | Initial public release |

**How to Reach Us:****Home Page:**[freescale.com](http://freescale.com)**Web Support:**[freescale.com/support](http://freescale.com/support)

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages.

“Typical” parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [freescale.com/SalesTermsandConditions](http://freescale.com/SalesTermsandConditions).

Freescale, the Freescale logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

© 2014–2015 Freescale Semiconductor, Inc.

Document Number Document Number:  
K22P49M100SF9  
Revision 5, 4/2015



Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

Мы предлагаем:

- Конкурентоспособные цены и скидки постоянным клиентам.
- Специальные условия для постоянных клиентов.
- Подбор аналогов.
- Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.
- Приемлемые сроки поставки, возможна ускоренная поставка.
- Доставку товара в любую точку России и стран СНГ.
- Комплексную поставку.
- Работу по проектам и поставку образцов.
- Формирование склада под заказчика.
- Сертификаты соответствия на поставляемую продукцию (по желанию клиента).
- Тестирование поставляемой продукции.
- Поставку компонентов, требующих военную и космическую приемку.
- Входной контроль качества.
- Наличие сертификата ISO.

В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- Регистрацию проекта у производителя компонентов.
- Техническую поддержку проекта.
- Защиту от снятия компонента с производства.
- Оценку стоимости проекта по компонентам.
- Изготовление тестовой платы монтаж и пусконаладочные работы.



Тел: +7 (812) 336 43 04 (многоканальный)

Email: [org@lifeelectronics.ru](mailto:org@lifeelectronics.ru)

[www.lifeelectronics.ru](http://www.lifeelectronics.ru)