

# CAV24C64

## 64-Kb I<sup>2</sup>C CMOS Serial EEPROM

### Description

The CAV24C64 is a 64-Kb CMOS Serial EEPROM device, internally organized as 8192 words of 8 bits each.

It features a 32-byte page write buffer and supports the Standard (100 kHz) and Fast (400 kHz) I<sup>2</sup>C protocol.

External address pins make it possible to address up to eight CAV24C64 devices on the same bus.

### Features

- Automotive Temperature Grade 1 (–40°C to +125°C)
- Supports Standard and Fast I<sup>2</sup>C Protocol
- 2.5 V to 5.5 V Supply Voltage Range
- 32-Byte Page Write Buffer
- Hardware Write Protection for Entire Memory
- CAV Prefix for Automotive and Other Applications Requiring Site and Change Control
- Schmitt Triggers and Noise Suppression Filters on I<sup>2</sup>C Bus Inputs (SCL and SDA)
- Low Power CMOS Technology
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- SOIC, TSSOP 8-lead Packages
- This Device is Pb-Free, Halogen Free/BFR Free, and RoHS Compliant




Figure 1. Functional Symbol



**ON Semiconductor®**

<http://onsemi.com>




**SOIC-8  
W SUFFIX  
CASE 751BD**



**TSSOP-8  
Y SUFFIX  
CASE 948AL**

### PIN CONFIGURATION



SOIC (W), TSSOP (Y)

For the location of Pin 1, please consult the corresponding package drawing.

### PIN FUNCTION


Pin Name	Function
A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub>	Device Address Input
SDA	Serial Data Input/Output
SCL	Serial Clock Input
WP	Write Protect Input
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground

### ORDERING INFORMATION


See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

# CAV24C64

## DEVICE MARKINGS



C64F = Specific Device Code  
 A = Assembly Location  
 Y = Production Year (Last Digit)  
 M = Production Month (1-9, O, N, D)  
 XXX = Last Three Digits of Assembly Lot Number  
 ■ = Pb-Free Package



24C64F = Specific Device Code  
 A = Assembly Location  
 Y = Production Year (Last Digit)  
 M = Production Month (1-9, O, N, D)  
 XXX = Last Three Digits of Assembly Lot Number  
 ■ = Pb-Free Package

**Table 1. ABSOLUTE MAXIMUM RATINGS**

Parameters	Ratings	Units
Storage Temperature	-65 to +150	°C
Voltage on Any Pin with Respect to Ground (Note 1)	-0.5 to +6.5	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- During input transitions, voltage undershoot on any pin should not exceed -1 V for more than 20 ns. Voltage overshoot on pins A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub> and WP should not exceed V<sub>CC</sub> + 1 V for more than 20 ns, while voltage on the I<sup>2</sup>C bus pins, SCL and SDA, should not exceed the absolute maximum ratings, irrespective of V<sub>CC</sub>.

**Table 2. RELIABILITY CHARACTERISTICS** (Note 2)

Symbol	Parameter	Min	Units
N <sub>END</sub> (Note 3)	Endurance	1,000,000	Program/Erase Cycles
T <sub>DR</sub>	Data Retention	100	Years

- These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.
- Page Mode, V<sub>CC</sub> = 5 V, 25°C.

**Table 3. D.C. OPERATING CHARACTERISTICS**

(V<sub>CC</sub> = 2.5 V to 5.5 V, T<sub>A</sub> = -40°C to +125°C, unless otherwise specified.)

Symbol	Parameter	Test Conditions		Min	Max	Units
I <sub>CCR</sub>	Read Current	Read, f <sub>SCL</sub> = 400 kHz			1	mA
I <sub>CCW</sub>	Write Current	Write, f <sub>SCL</sub> = 400 kHz			2	mA
I <sub>SB</sub>	Standby Current	All I/O Pins at GND or V <sub>CC</sub>	T <sub>A</sub> = -40°C to +125°C		5	μA
I <sub>L</sub>	I/O Pin Leakage	Pin at GND or V <sub>CC</sub>			2	μA
V <sub>IL</sub>	Input Low Voltage			-0.5	0.3 × V <sub>CC</sub>	V
V <sub>IH</sub>	Input High Voltage	A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> and WP		0.7 × V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V
		SCL and SDA		0.7 × V <sub>CC</sub>	5.5	
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> > 2.5 V, I <sub>OL</sub> = 3 mA			0.4	V

# CAV24C64

**Table 4. PIN IMPEDANCE CHARACTERISTICS** ( $V_{CC} = 2.5 \text{ V}$  to  $5.5 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ , unless otherwise specified.)

Symbol	Parameter	Conditions	Max	Units
$C_{IN}$ (Note 4)	SDA I/O Pin Capacitance	$V_{IN} = 0 \text{ V}$ , $T_A = 25^\circ\text{C}$	8	pF
$C_{IN}$ (Note 4)	Input Capacitance (other pins)	$V_{IN} = 0 \text{ V}$ , $T_A = 25^\circ\text{C}$	6	pF
$I_{WP}$ (Note 5)	WP Input Current	$V_{IN} < V_{IH}$ , $V_{CC} = 5.5 \text{ V}$	130	$\mu\text{A}$
		$V_{IN} < V_{IH}$ , $V_{CC} = 3.3 \text{ V}$	120	
		$V_{IN} < V_{IH}$ , $V_{CC} = 2.5 \text{ V}$	80	
		$V_{IN} > V_{IH}$	2	
$I_A$ (Note 5)	Address Input Current (A0, A1, A2) Product Rev F	$V_{IN} < V_{IH}$ , $V_{CC} = 5.5 \text{ V}$	50	$\mu\text{A}$
		$V_{IN} < V_{IH}$ , $V_{CC} = 3.3 \text{ V}$	35	
		$V_{IN} < V_{IH}$ , $V_{CC} = 2.5 \text{ V}$	25	
		$V_{IN} > V_{IH}$	2	

- These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.
- When not driven, the WP, A0, A1 and A2 pins are pulled down to GND internally. For improved noise immunity, the internal pull-down is relatively strong; therefore the external driver must be able to supply the pull-down current when attempting to drive the input HIGH. To conserve power, as the input level exceeds the trip point of the CMOS input buffer ( $\sim 0.5 \times V_{CC}$ ), the strong pull-down reverts to a weak current source.

**Table 5. A.C. CHARACTERISTICS** ( $V_{CC} = 2.5 \text{ V}$  to  $5.5 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ , unless otherwise specified.) (Note 6)

Symbol	Parameter	Standard		Fast		Units
		Min	Max	Min	Max	
$F_{SCL}$	Clock Frequency		100		400	kHz
$t_{HD:STA}$	START Condition Hold Time	4		0.6		$\mu\text{s}$
$t_{LOW}$	Low Period of SCL Clock	4.7		1.3		$\mu\text{s}$
$t_{HIGH}$	High Period of SCL Clock	4		0.6		$\mu\text{s}$
$t_{SU:STA}$	START Condition Setup Time	4.7		0.6		$\mu\text{s}$
$t_{HD:DAT}$	Data In Hold Time	0		0		$\mu\text{s}$
$t_{SU:DAT}$	Data In Setup Time	250		100		ns
$t_R$	SDA and SCL Rise Time		1000		300	ns
$t_F$ (Note 6)	SDA and SCL Fall Time		300		300	ns
$t_{SU:STO}$	STOP Condition Setup Time	4		0.6		$\mu\text{s}$
$t_{BUF}$	Bus Free Time Between STOP and START	4.7		1.3		$\mu\text{s}$
$t_{AA}$	SCL Low to Data Out Valid		3.5		0.9	$\mu\text{s}$
$t_{DH}$	Data Out Hold Time	100		100		ns
$T_i$ (Note 6)	Noise Pulse Filtered at SCL and SDA Inputs		100		100	ns
$t_{SU:WP}$	WP Setup Time	0		0		$\mu\text{s}$
$t_{HD:WP}$	WP Hold Time	2.5		2.5		$\mu\text{s}$
$t_{WR}$	Write Cycle Time		5		5	ms
$t_{PU}$ (Notes 7, 8)	Power-up to Ready Mode		1		1	ms

- Test conditions according to "AC Test Conditions" table.
- Tested initially and after a design or process change that affects this parameter.
- $t_{PU}$  is the delay between the time  $V_{CC}$  is stable and the device is ready to accept commands.

**Table 6. A.C. TEST CONDITIONS**

Input Levels	$0.2 \times V_{CC}$ to $0.8 \times V_{CC}$
Input Rise and Fall Times	$\leq 50 \text{ ns}$
Input Reference Levels	$0.3 \times V_{CC}$ , $0.7 \times V_{CC}$
Output Reference Levels	$0.5 \times V_{CC}$
Output Load	Current Source: $I_{OL} = 3 \text{ mA}$ ; $C_L = 100 \text{ pF}$

### Power-On Reset (POR)

Each CAV24C64 incorporates Power-On Reset (POR) circuitry which protects the internal logic against powering up in the wrong state. The device will power up into Standby mode after  $V_{CC}$  exceeds the POR trigger level and will power down into Reset mode when  $V_{CC}$  drops below the POR trigger level. This bi-directional POR behavior protects the device against ‘brown-out’ failure following a temporary loss of power.

### Pin Description

**SCL:** The Serial Clock input pin accepts the clock signal generated by the Master.

**SDA:** The Serial Data I/O pin accepts input data and delivers output data. In transmit mode, this pin is open drain. Data is acquired on the positive edge, and is delivered on the negative edge of SCL.

**A<sub>0</sub>, A<sub>1</sub> and A<sub>2</sub>:** The Address inputs set the device address that must be matched by the corresponding Slave address bits. The Address inputs are hard-wired HIGH or LOW allowing for up to eight devices to be used (cascaded) on the same bus. When left floating, these pins are pulled LOW internally.

**WP:** When pulled HIGH, the Write Protect input pin inhibits all write operations. When left floating, this pin is pulled LOW internally.

### Functional Description

The CAV24C64 supports the Inter-Integrated Circuit (I<sup>2</sup>C) Bus protocol. The protocol relies on the use of a Master device, which provides the clock and directs bus traffic, and Slave devices which execute requests. The CAV24C64 operates as a Slave device. Both Master and Slave can transmit or receive, but only the Master can assign those roles.

### I<sup>2</sup>C Bus Protocol

The 2-wire I<sup>2</sup>C bus consists of two lines, SCL and SDA, connected to the  $V_{CC}$  supply via pull-up resistors. The Master provides the clock to the SCL line, and either the Master or the Slaves drive the SDA line. A ‘0’ is transmitted by pulling a line LOW and a ‘1’ by letting it stay HIGH. Data transfer may be initiated only when the bus is not busy (see A.C. Characteristics). During data transfer, SDA must remain stable while SCL is HIGH.

### START/STOP Condition

An SDA transition while SCL is HIGH creates a START or STOP condition (Figure 2). The START consists of a HIGH to LOW SDA transition, while SCL is HIGH. Absent the START, a Slave will not respond to the Master. The STOP completes all commands, and consists of a LOW to HIGH SDA transition, while SCL is HIGH.

### Device Addressing

The Master addresses a Slave by creating a START condition and then broadcasting an 8-bit Slave address. For the CAV24C64, the first four bits of the Slave address are set to 1010 (Ah); the next three bits, A<sub>2</sub>, A<sub>1</sub> and A<sub>0</sub>, must match the logic state of the similarly named input pins. The R/ $\overline{W}$  bit tells the Slave whether the Master intends to read (1) or write (0) data (Figure 3).

### Acknowledge

During the 9<sup>th</sup> clock cycle following every byte sent to the bus, the transmitter releases the SDA line, allowing the receiver to respond. The receiver then either acknowledges (ACK) by pulling SDA LOW, or does not acknowledge (NoACK) by letting SDA stay HIGH (Figure 4). Bus timing is illustrated in Figure 5.




Figure 2. Start/Stop Timing




Figure 3. Slave Address Bits




Figure 4. Acknowledge Timing




Figure 5. Bus Timing

## WRITE OPERATIONS

### Byte Write

To write data to memory, the Master creates a START condition on the bus and then broadcasts a Slave address with the  $R/\overline{W}$  bit set to '0'. The Master then sends two address bytes and a data byte and concludes the session by creating a STOP condition on the bus. The Slave responds with ACK after every byte sent by the Master (Figure 6). The STOP starts the internal Write cycle, and while this operation is in progress ( $t_{WR}$ ), the SDA output is tri-stated and the Slave does not acknowledge the Master (Figure 7).

### Page Write

The Byte Write operation can be expanded to Page Write, by sending more than one data byte to the Slave before issuing the STOP condition (Figure 8). Up to 32 distinct data bytes can be loaded into the internal Page Write Buffer starting at the address provided by the Master. The page address is latched, and as long as the Master keeps sending data, the internal byte address is incremented up to the end of page, where it then wraps around (within the page). New data can therefore replace data loaded earlier. Following the STOP, data loaded during the Page Write session will be written to memory in a single internal Write cycle ( $t_{WR}$ ).

### Acknowledge Polling

As soon (and as long) as internal Write is in progress, the Slave will not acknowledge the Master. This feature enables the Master to immediately follow-up with a new Read or Write request, rather than wait for the maximum specified Write time ( $t_{WR}$ ) to elapse. Upon receiving a NoACK response from the Slave, the Master simply repeats the request until the Slave responds with ACK.

### Hardware Write Protection

With the WP pin held HIGH, the entire memory is protected against Write operations. If the WP pin is left floating or is grounded, it has no impact on the Write operation. The state of the WP pin is strobed on the last falling edge of SCL immediately preceding the 1<sup>st</sup> data byte (Figure 9). If the WP pin is HIGH during the strobe interval, the Slave will not acknowledge the data byte and the Write request will be rejected.

### Delivery State

The CAV24C64 is shipped erased, i.e., all bytes are FFh.

# CAV24C64




Figure 6. Byte Write Sequence




Figure 7. Write Cycle Timing




Figure 8. Page Write Sequence




Figure 9. WP Timing

## READ OPERATIONS

### Immediate Read

To read data from memory, the Master creates a START condition on the bus and then broadcasts a Slave address with the  $R/\overline{W}$  bit set to '1'. The Slave responds with ACK and starts shifting out data residing at the current address. After receiving the data, the Master responds with NoACK and terminates the session by creating a STOP condition on the bus (Figure 10). The Slave then returns to Standby mode.

### Selective Read

To read data residing at a specific address, the selected address must first be loaded into the internal address register. This is done by starting a Byte Write sequence, whereby the Master creates a START condition, then broadcasts a Slave address with the  $R/\overline{W}$  bit set to '0' and then sends two address bytes to the Slave. Rather than completing the Byte

Write sequence by sending data, the Master then creates a START condition and broadcasts a Slave address with the  $R/\overline{W}$  bit set to '1'. The Slave responds with ACK after every byte sent by the Master and then sends out data residing at the selected address. After receiving the data, the Master responds with NoACK and then terminates the session by creating a STOP condition on the bus (Figure 11).

### Sequential Read

If, after receiving data sent by the Slave, the Master responds with ACK, then the Slave will continue transmitting until the Master responds with NoACK followed by STOP (Figure 12). During Sequential Read the internal byte address is automatically incremented up to the end of memory, where it then wraps around to the beginning of memory.




Figure 10. Immediate Read Sequence and Timing




Figure 11. Selective Read Sequence





Figure 12. Sequential Read Sequence

# CAV24C64


## PACKAGE DIMENSIONS

SOIC 8, 150 mils  
CASE 751BD-01  
ISSUE O




TOP VIEW

SYMBOL	MIN	NOM	MAX
A	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
c	0.19		0.25
D	4.80		5.00
E	5.80		6.20
E1	3.80		4.00
e	1.27 BSC		
h	0.25		0.50
L	0.40		1.27
$\theta$	0°		8°



SIDE VIEW



END VIEW

### Notes:


- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MS-012.



# CAV24C64


## PACKAGE DIMENSIONS

**TSSOP8, 4.4x3**  
CASE 948AL-01  
ISSUE O




SYMBOL	MIN	NOM	MAX
A			1.20
A1	0.05		0.15
A2	0.80	0.90	1.05
b	0.19		0.30
c	0.09		0.20
D	2.90	3.00	3.10
E	6.30	6.40	6.50
E1	4.30	4.40	4.50
e	0.65 BSC		
L	1.00 REF		
L1	0.50	0.60	0.75
θ	0°		8°

**TOP VIEW**



**SIDE VIEW**



**END VIEW**


### Notes:

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MO-153.

# CAV24C64


## Example of Ordering Information

CAV24C64WE-GT3 (Note 11)



9. All packages are RoHS-compliant (Lead-free, Halogen-free).
10. The standard lead finish is NiPdAu.
11. The device used in the above example is a CAV24C64WE-GT3 (SOIC, Automotive Temperature, NiPdAu, Tape & Reel, 3,000/Reel).
12. For other package options, please contact your nearest ON Semiconductor Sales office.
13. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ON Semiconductor is licensed by Philips Corporation to carry the I<sup>2</sup>C Bus Protocol.

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

**LITERATURE FULFILLMENT:**  
Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada  
**Europe, Middle East and Africa Technical Support:**  
Phone: 421 33 790 2910  
**Japan Customer Focus Center**  
Phone: 81-3-5773-3850

**ON Semiconductor Website:** [www.onsemi.com](http://www.onsemi.com)  
**Order Literature:** <http://www.onsemi.com/orderlit>  
For additional information, please contact your local Sales Representative

Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

Мы предлагаем:

- Конкурентоспособные цены и скидки постоянным клиентам.
- Специальные условия для постоянных клиентов.
- Подбор аналогов.
- Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.
- Приемлемые сроки поставки, возможна ускоренная поставка.
- Доставку товара в любую точку России и стран СНГ.
- Комплексную поставку.
- Работу по проектам и поставку образцов.
- Формирование склада под заказчика.
- Сертификаты соответствия на поставляемую продукцию (по желанию клиента).
- Тестирование поставляемой продукции.
- Поставку компонентов, требующих военную и космическую приемку.
- Входной контроль качества.
- Наличие сертификата ISO.

В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- Регистрацию проекта у производителя компонентов.
- Техническую поддержку проекта.
- Защиту от снятия компонента с производства.
- Оценку стоимости проекта по компонентам.
- Изготовление тестовой платы монтаж и пусконаладочные работы.



Тел: +7 (812) 336 43 04 (многоканальный)

Email: [org@lifeelectronics.ru](mailto:org@lifeelectronics.ru)

[www.lifeelectronics.ru](http://www.lifeelectronics.ru)