

# **TLD2132-1EP**

#### **LITIX™ Basic+**



## **Features**

- Single channel device with integrated and protected output stage (current source), optimized to drive LEDs as additional low cost current source
- High output current (up to 240 mA)
- Very low current consumption in sleep mode
- Very low output leakage when channel is "off"
- Low current consumption during fault
- Output currents' control via external low power resistor
- Additional output current demand supported by LITIX™ Companion direct drive without additional components
- Very high precision digital dimming supported
- Intelligent fault management: up to 16 and more devices can share a common error network with only one external resistor
- Reverse polarity protection allows reduction of external components and improves system performance at low battery/input voltages
- Overload protection
- Wide temperature range:  $-40^{\circ}$ C <  $T_1$  < 150°C
- Output current control via external low power resistor
- Green product (RoHS compliant)

#### **Potential applications**

- Cost effective "stop"/ "tail" function implementation with shared and separated LEDs per function
- Turn indicators
- Position, fog, rear lights and side markers
- Animated light functions like wiping indicators and "welcome/goodbye" functions
- Day Running Light
- Interior lighting functions like ambient lighting (including RGB color control), illumination and dash board lighting
- LED indicators for industrial applications and instrumentation

#### **Product validation**

Qualified for Automotive Applications. Product Validation according to AEC-Q100/101.





# **Description**

The LITIX™ Basic+ TLD2132-1EP is a single channel high-side driver IC with integrated output stage. It is designed to control LEDs with a current up to 240 mA. In typical automotive applications the device is capable of driving 3 red LEDs with a current up to 180 mA and even above, if not limited by the overall system thermal properties. Practically, the output current is controlled by an external resistor or reference source, independently from load and supply voltage changes.

#### **Table 1 Product summary**







# **Table of Contents**





#### **Block diagram**

# <span id="page-3-0"></span>**1 Block diagram**



**Figure 1 Block diagram**

**Pin configuration**



# <span id="page-4-0"></span>**2 Pin configuration**

#### <span id="page-4-1"></span>**2.1 Pin assignment**



#### **Figure 2 Pin configuration**

#### <span id="page-4-2"></span>**2.2 Pin definitions and functions**





#### **Pin configuration**



**General product characteristics**



# <span id="page-6-0"></span>**3 General product characteristics**

#### <span id="page-6-1"></span>**3.1 Absolute maximum ratings**

#### **Table 2 Absolute maximum ratings1)**

*T*<sub>J</sub> = -40°C to +150°C;  $R_{IN\_SET}$  = 10 kΩ; all voltages with respect to GND, positive current flowing into input and I/O pins, positive current flowing out from output pins (unless otherwise specified)

<span id="page-6-24"></span><span id="page-6-23"></span><span id="page-6-22"></span><span id="page-6-21"></span><span id="page-6-20"></span><span id="page-6-19"></span><span id="page-6-18"></span><span id="page-6-17"></span><span id="page-6-16"></span><span id="page-6-15"></span><span id="page-6-14"></span><span id="page-6-13"></span><span id="page-6-12"></span><span id="page-6-11"></span><span id="page-6-10"></span><span id="page-6-9"></span><span id="page-6-8"></span><span id="page-6-7"></span><span id="page-6-6"></span><span id="page-6-5"></span><span id="page-6-4"></span><span id="page-6-3"></span><span id="page-6-2"></span>

<span id="page-7-2"></span>

#### **General product characteristics**

#### **Table 2 Absolute maximum ratings1)** (cont'd)

*T*<sub>J</sub> = -40°C to +150°C;  $R_{INSET}$  = 10 kΩ; all voltages with respect to GND, positive current flowing into input and I/O pins, positive current flowing out from output pins (unless otherwise specified)

<span id="page-7-1"></span>

<span id="page-7-3"></span>1) Not subject to production test, specified by design

2) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS001 (1.5k Ω, 100 pF)

3) ESD susceptibility, Charged Device Model "CDM" according JEDEC JESD22-C101

#### **Notes**

- *1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*
- *2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.*

#### <span id="page-7-0"></span>**3.2 Functional range**

#### **Table 3 Functional range**

<span id="page-7-4"></span>

<span id="page-7-6"></span><span id="page-7-5"></span>*Note: Within the Normal Operation range, the IC operates as described in the circuit description. Within the Extended Operation range, parameters deviations are possible. The electrical characteristics are specified within the conditions given in the Electrical Characteristics table.*



#### **General product characteristics**

#### <span id="page-8-0"></span>**3.3 Thermal resistance**

*Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to <www.jedec.org>.*

#### <span id="page-8-1"></span>**Table 4 Thermal resistance1)**

<span id="page-8-3"></span><span id="page-8-2"></span>

<span id="page-8-4"></span>1) Not subject to production test, specified by design.

2) Specified R<sub>thJC</sub> value is simulated at natural convection on a cold plate setup (all pins and exposed pad are fixed to ambient temperature).  $T_A = 85^{\circ}$ C. Total power dissipation = 1.5 W

3) Specified R<sub>thJA</sub> value is according to Jedec JESD51-3 at natural convection on FR4 1s0p board. The product (chip+package) was simulated on a 76.2 × 114.3 × 1.5 mm board with 70  $\mu$ m Cu, 300 mm<sup>2</sup> cooling area. Total power dissipation 1.5W distributed statically and homogenously over all power stages

(chip+package) was simulated on a 76.2 × 114.3 × 1.5 mm board with 2 inner copper layers (2 × 70 mm Cu, 2 × 35 mm 4) Specified  $R_{th,1A}$  value is according to Jedec JESD51-5,-7 at natural convection on FR4 2s2p board; The product Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer. Total power dissipation 1.5W distributed statically and homogenously over all power stages

#### **Internal supply**



#### <span id="page-9-0"></span>**4 Internal supply**

This chapter describes the internal supply in its main parameters and functionality.

#### <span id="page-9-1"></span>**4.1 Description**

The internal supply principle is highlighted in the concept diagram of **[Figure 3](#page-9-2)**.

If the voltage applied at the EN/DEN pin is below V<sub>EN(th)</sub> the device enters sleep mode. In this state all internal functions are switched off and the current consumption is reduced to  $I_{S(sleep)}$ .

As soon as the voltage applied at the supply pin  $V_S$  is above  $V_{SUV(ON)}$  and the voltage applied at the EN/DEN pin is above V<sub>EN(th)</sub>, after the power-on reset time t<sub>POR</sub>, the device is ready to deliver output current from the output stage. The power on reset time  $t_{\text{POR}}$  has to be taken into account also in relevant application conditions, i. e. with PWM control from *VS* or EN/DEN lines.



<span id="page-9-2"></span>**Figure 3 Internal supply**

Furthermore, as soon as the voltage applied at the supply pin *VS* is above  $V_{\text{SUV(ON)}}$  and the voltage applied to the EN/DEN pin  $V_{EN}$  is above  $V_{DEN(th)}$ , the device is ready to detect and report fault conditions via ERRN (error network pin) as described in **[Chapter 6](#page-23-3)**.

To program output enable and diagnosis enable via EN/DEN pin there are several possibilities, like a resistor divider from VS to GND, a Zener diode from EN/DEN to VS and also a logic control pin (e.g. from a microcontroller output).

# **Internal supply**







#### **Internal supply**

<span id="page-11-7"></span>

#### <span id="page-11-0"></span>**4.2 Electrical characteristics internal supply and EN pin**

#### **Table 5 Electrical characteristics: Internal supply and EN pin**

*T*<sub>J</sub> = -40°C to +150°C;  $V_S$  =5.5 V to 18 V;  $R_{INSE}$ T = 10 kΩ; all voltages with respect to GND, positive current flowing into input and I/O pins, positive current flowing out from output pins (unless otherwise specified)

<span id="page-11-10"></span><span id="page-11-9"></span><span id="page-11-8"></span><span id="page-11-6"></span><span id="page-11-5"></span><span id="page-11-4"></span><span id="page-11-3"></span><span id="page-11-2"></span><span id="page-11-1"></span>



#### **Internal supply**

#### **Table 5 Electrical characteristics: Internal supply and EN pin** (cont'd)

*T*<sub>J</sub> = -40°C to +150°C; *V*<sub>S</sub> =5.5 V to 18 V;  $R_{IN\_SET}$  = 10 kΩ; all voltages with respect to GND, positive current flowing into input and I/O pins, positive current flowing out from output pins (unless otherwise specified)

<span id="page-12-4"></span><span id="page-12-0"></span>

#### <span id="page-12-2"></span><span id="page-12-1"></span>**Timing**

<span id="page-12-3"></span>

1) Not subjected to production test: specified by design.



#### <span id="page-13-3"></span><span id="page-13-0"></span>**5 Power stage**

The output stage is realized as high-side current source with an output current up to 240mA. During off state the leakage current at the output stage is minimized in order to prevent a slightly glowing LED. The maximum output current is limited by the power dissipation and used PCB cooling areas.

For an operating output current control loop, the supply and output voltage have to be considered according to the following parameters:

- Required supply voltage for current control  $V_{S(CC)}$
- Voltage drop over through the output stage during current control V<sub>PS(CC)</sub>
- **Required output voltage for current control**  $V_{\text{OUT(CC)}}$

#### <span id="page-13-1"></span>**5.1 Protection**

The device provides embedded protective functions, which are designed to prevent IC damage under fault conditions described in this datasheet. Fault conditions are considered as "outside" normal operating range. Protective functions are not designed for continuous nor for repetitive operations.

#### <span id="page-13-2"></span>**5.1.1 Thermal protection**

A thermal protection circuitry is integrated in the device. It is realized by a temperature monitoring of the output stages.

 helps to avoid LEDs flickering during static output overload conditions. Furthermore, it helps to protect the As soon as the junction temperature exceeds the current reduction temperature threshold  $T_{\text{J(CRT)}}$  the output current can be reduced by the device by reducing the IN\_SET reference voltage  $V_{\text{IN\_SET(ref)}}$ . This feature greatly LEDs, which are mounted thermally close to the device, against overtemperature. If the device temperature still increases, the three output currents decrease close to 0 A. As soon as the device cools down the output currents rise again.



**Figure 5 Output current reduction at high temperature (qualitative diagram)**

*Note:* It is assumed that a configuration resistor R<sub>SET</sub> is applied from IN\_SET to GND, and not a current *source, to make the protection effective.*



#### <span id="page-14-0"></span>**5.1.2 Reverse battery protection**

The device has an integrated reverse battery protection feature. This feature protects the driver IC itself and, potentially, also connected LEDs. The output reverse current is limited to  $I_{\mathsf{OUT}(\mathsf{REV})}$  by the reverse battery protection.

#### <span id="page-14-1"></span>**5.2 Output configuration via IN\_SET, OUT\_SET and PWMI pins**

Outputs current can be defined via IN\_SET and OUT\_SET (to drive additional devices without further external components) pin.

#### <span id="page-14-2"></span>**5.2.1 IN\_SET pin**

The IN\_SET pin is a multiple function pin for the output current definition and input control.

Output current definition and analog dimming control can be done defining accordingly the IN\_SET current.



**Figure 6 IN\_SET pin block diagram**

#### <span id="page-14-3"></span>**5.2.2** Output current adjustment via  $R_{\text{SET}}$

The output current for the channel can be defined connecting a low power resistor ( $R_{\text{SET}}$ ) between the IN\_SET pin and GND. The dimensioning of the resistor can be done using the formula:

$$
I_{OUT} = k \cdot I_{IN\_SET} = k \cdot V_{IN\_SET(ref)} / R_{SET}
$$
\n
$$
(5.1)
$$

The gain factor *k* (defined as the ratio  $I_{\text{OUT}}/I_{\text{IN-SET}}$ ) is graphically described in **[Figure 7](#page-15-1)**.

The current through the  $R_{\text{SET}}$  is defined by the resistor itself and the reference voltage  $V_{\text{IN}}$  s<sub>ET(ref)</sub>, which is applied to the IN\_SET pin when the device is supplied and the channel enabled.



#### <span id="page-15-0"></span>**5.2.3 Output control via IN\_SET**

The IN\_SET pin can be connected via  $R_{\text{SET}}$  to the open-drain output of a microcontroller or to an external NMOS transistor as described in **[Figure 9](#page-16-2)**. This signal can be used to turn off the relative output stages of the IC.

A minimum IN\_SET current of  $I_{IN\_SET(ACT)}$  is required to turn on the output stages. This feature is implemented to prevent glowing of LEDs caused by leakage currents on the IN\_SET pin, see again **[Figure 7](#page-15-1)** for details.



<span id="page-15-1"></span>







#### <span id="page-16-2"></span>**Figure 9 Output control via IN\_SET pin and open-drain microcontroller out (simplified diagram)**

#### <span id="page-16-0"></span>**5.2.4 IN\_SET pin behavior during device fault management**

If a fault condition arises on the channel controlled by the IN\_SET pin, once the D-pin reaches the high level threshold  $V_{D(th)}$ , the current of the IN\_SET pin is reduced to  $I_{IN\_SET(fault)}$ , in order to minimise the current consumption of the whole device under fault condition (detailed description is in the load diagnosis section, **[Chapter 6](#page-23-3)**).

#### <span id="page-16-1"></span>**5.2.5 OUT\_SET pin**

The OUT\_SET pin, mirroring the IN\_SET current defined by the external resistor  $R_{\text{SFT}}$ , can be used to define the IN\_SET current of an additional companion device.

If minimum IN\_SET activation current *I<sub>IN\_SET(act)</sub>* is not reached or if the D-pin reaches the high level threshold  $V_{\sf D(th)}$  the OUT\_SET current is reduced to /<sub>OUT\_SET(OFF)</sub>. This allows to drive other devices via OUT\_SET, even when digital dimming is required, without external components (see application drawing example in **[Chapter 7](#page-37-1)**).



#### **Power stage**



**Figure 10 OUT\_SET pin block diagram**



**Figure 11 IN\_SET to OUT\_SET serial connection example**

#### <span id="page-17-0"></span>**5.2.6 Direct control of PWMI**

PWMI input can be controlled by the PWMO output of another device of LITIX™ Basic+ family or, alternatively, a push-pull output stage of a microcontroller: the host device decides the digital dimming characteristics by applying the proper control cycle in order to set the "on"/"off" timing, according to the chosen dimming function.

#### <span id="page-17-1"></span>**5.2.7 Timing diagrams**

In the following diagrams (**[Figure 12](#page-18-0)**, **[Figure 13](#page-18-1)**, **[Figure 14](#page-18-2)**) the influences of different driving inputs on output activation delays are shown.



#### **Power stage**



<span id="page-18-0"></span>**Figure 12 IN\_SET turn on and turn off delay timing diagram**



<span id="page-18-1"></span>**Figure 13 IN\_SET to OUT\_SET activation and deactivation delay timing diagram**



<span id="page-18-2"></span>**Figure 14 PWMI turn on and turn off timing diagram**

<span id="page-19-1"></span>

#### **Power stage**

#### <span id="page-19-0"></span>**5.3 Electrical characteristics power stage**

#### **Table 6 Electrical characteristics: Power stage**

*T*<sub>J</sub> = -40°C to +150°C; *V*<sub>S</sub> =5.5 V to 18 V;  $R_{IN\_SET}$  = 10 kΩ; all voltages with respect to GND, positive current flowing into input and I/O pins, positive current flowing out from output pins (unless otherwise specified)

<span id="page-19-10"></span><span id="page-19-9"></span><span id="page-19-8"></span><span id="page-19-7"></span><span id="page-19-6"></span><span id="page-19-5"></span><span id="page-19-4"></span><span id="page-19-3"></span><span id="page-19-2"></span>

<span id="page-20-1"></span>

#### **Power stage**

#### **Table 6 Electrical characteristics: Power stage** (cont'd)

*T*<sub>J</sub> = -40°C to +150°C; *V*<sub>S</sub> =5.5 V to 18 V;  $R_{IN\_SET}$  = 10 kΩ; all voltages with respect to GND, positive current flowing into input and I/O pins, positive current flowing out from output pins (unless otherwise specified)

<span id="page-20-4"></span><span id="page-20-3"></span><span id="page-20-2"></span><span id="page-20-0"></span>

<span id="page-20-8"></span><span id="page-20-7"></span><span id="page-20-6"></span><span id="page-20-5"></span>1) Not subjected to production test: specified by design.

2) In these test conditions, the parameter  $K_{(two)}$  represents the typical value of output current accuracy.

#### **Power stage**

<span id="page-21-9"></span><span id="page-21-2"></span>

#### <span id="page-21-0"></span>**5.4 Electrical characteristics IN\_SET, OUT\_SET and PWMI pins for output settings**

#### **Table 7 Electrical characteristics: IN\_SET, OUT\_SET and PWMI pins**

*T*<sub>J</sub> = -40°C to +150°C;  $V_S$  =5.5 V to 18 V;  $R_{INSE}$ T = 10 kΩ; all voltages with respect to GND, positive current flowing into input and I/O pins, positive current flowing out from output pins (unless otherwise specified)

<span id="page-21-13"></span><span id="page-21-12"></span><span id="page-21-11"></span><span id="page-21-10"></span><span id="page-21-8"></span><span id="page-21-7"></span><span id="page-21-6"></span><span id="page-21-5"></span><span id="page-21-4"></span><span id="page-21-3"></span><span id="page-21-1"></span>

<span id="page-22-1"></span>

#### **Power stage**

#### **Table 7 Electrical characteristics: IN\_SET, OUT\_SET and PWMI pins** (cont'd)

*T*<sub>J</sub> = -40°C to +150°C; *V*<sub>S</sub> =5.5 V to 18 V;  $R_{IN\_SET}$  = 10 kΩ; all voltages with respect to GND, positive current flowing into input and I/O pins, positive current flowing out from output pins (unless otherwise specified)

<span id="page-22-0"></span>

<span id="page-22-2"></span>1) Not subjected to production test: specified by design.

2) Refer to **[Figure 12](#page-18-0)**.

3) Refer to **[Figure 13](#page-18-1)**.

4) Refer to **[Figure 14](#page-18-2)**.

**Load diagnosis**



#### <span id="page-23-3"></span><span id="page-23-0"></span>**6 Load diagnosis**

#### <span id="page-23-1"></span>**6.1 Error management via ERRN and D-pins**

Several diagnosis features are integrated in the TLD2132-1EP:

- Open load detection (OL).
- Short circuit OUT-GND (SC).
- Single LED Short detection (SLS).

#### <span id="page-23-2"></span>**6.1.1 ERRN pin**



#### **Figure 15 ERRN pin (block diagram)**

The device is able to report a detected failure in its driven load and react to a fault detected by another LED driver in the system if a shared error network is implemented (i. e. driving LED chains of the same light function). This is possible with the usage of an external pull-up resistor, allowing multiple devices to share the open drain diagnosis output pin ERRN. All devices sharing the common error network are capable to detect the fault from any of the channels driven by the LITIX™ Basic+ LED drivers and, if desired, to switch multiple loads off.



#### **Load diagnosis**



**Figure 16 Shared error network principle between LITIX™ Basic+ family devices**

When the channel is detected to be under fault conditions (for, at least, a filter time  $t_{\text{fault}}$ ), the open-drain ERRN pin sinks a pull-down current *I*<sub>ERRN(fault)</sub> toward GND. Therefore an active low state can be detected at ERRN pin when  $V_{\text{ERRN}}$  <  $V_{\text{ERRN(fault)}}$  and if this condition is reached, provided the proper setup of the delay pin D, the channel is switched off. Similarly, when the fault is removed, ERRN pin is put back in high impedance state, and the channels reactivation procedure can be completed once D-pin voltage is below the value  $V_{D(th)}$ , as illustrated in the timing diagrams in this chapter.

# ineon

#### **Load diagnosis**

#### <span id="page-25-0"></span>**6.1.2 D-pin**



<span id="page-25-1"></span>**Figure 17 D-pin (block diagram).**

The D-pin is designed for 2 main purposes:

- • To react to error conditions in LED arrays according to the implemented fault management policy, in systems where multiple LED chains are used for a given light function.
- $\cdot$  To extend the channel deactivation delay time of a value  $t_{\rm p}$ , adding a small signal capacitor from the D-pin to GND. In this way, an unstable or noisy fault condition may be prevented from switching off all the channels of a given light function (i.e. driven by several driver ICs sharing the same error network).

The functionality of the D-pin is shown in the **[Figure 17](#page-25-1)** simplified block diagram:

If one LED within one chain fails in open load condition or the device output is shorted to GND, the respective LED chain is off. Different automotive applications require a complete deactivation of a light function, if the desired brightness of the function (LED array) can not be achieved due to an internal error condition.

In normal operative status (no fault) a pull-down current /<sub>D(PD)</sub> is sunk from the D-pin to GND. If there is a fault condition (for, at least, a filter time  $t_{\text{fault}}$ ) in one of the LED channels driven by the IC or in any of the devices sharing the same ERRN error network line, a pull-up current *I*<sub>D(fault)</sub> is instead sourced from the D-pin. As a consequence, if a capacitive or open load is applied at this pin, its voltage starts rising.

When  $V_{D(th)}$  is reached at D-pin, all the channels driven by the device are switched off and if other devices share the same ERRN and D-pins nodes, all the devices turn their outputs off.

Alternatively, if the D-pin is tied to GND, only the channel that has been detected with a fault is safely deactivated.

The capacitor value used at the D-pin,  $C_D$ , sets the delay times  $t_{D(set/reset)}$  according to the following equations:

$$
t_{D(set)} = \frac{C_D \cdot V_{D(th)}}{I_D} \tag{6.1}
$$

$$
t_{D(reset)} = \frac{C_D \cdot (V_{D(Cl)} - V_{D(th)})}{I_D} \tag{6.2}
$$



#### **Load diagnosis**

*Note: If the device detects a Single LED Short failure, the D-pin behavior and the overall fault management is slightly different (allows periodical retries with load reactivation, according to DS pin settings too), as described in [Chapter 6.3](#page-30-0).*

#### <span id="page-26-0"></span>**6.2 Open Load (OL) and short OUT to GND (SC)**

The behavior of the device during overload conditions that lead to an excess of internal heating up to overtemperature condition, is already described in **[Chapter 5](#page-13-3)**.

Open load (OL) and OUT shorted to GND (SC) diagnosis features are also integrated in the TLD2132-1EP.

An open load condition is detected if the voltage drop over the output stage  $V_{PS}$  is below the threshold  $V_{PS(OL)}$ at least for a filter time t<sub>fault</sub>.

A short to GND condition is detected if the voltage of the output stages  $V_{OUT}$  is below the threshold V<sub>OUT(SC)</sub> at least for a filter time t<sub>fault</sub>.

#### <span id="page-26-1"></span>**6.2.1 Fault management (D-pin open or connected with a capacitor to GND)**

With D-pin open or connected with a capacitor to GND configuration, it is possible to switch off all the channels which share a common error network, without the need of an auxiliary microcontroller. For more details refer also to the timing diagram of **[Figure 18](#page-27-0)**, **[Figure 19](#page-28-1)**.

If there is an OL or SC condition on the output, a pull-up current *I*<sub>OUT(fault)</sub> then flows out from the channel, replacing the configured output current (but limited by the actual load impedance, e.g. reduced to zero with an ideal open load). Under these conditions, the ERRN pin starts sinking a current /<sub>ERRN(fault)</sub> toward GND and (with proper dimensioning of the external pull-up resistor) reaches a voltage level below V<sub>ERRN(fault)</sub>.

After t<sub>D(set)</sub>, the voltage  $V_{D(th)}$  is reached at D-pin, the IN\_SET goes in a weak pull-down state with a current consumption  $I_{IN\_SET(fault)}$  after an additional latency time t<sub>IN\_SET(del)</sub>. The ERRN low voltage can also be used as input signal for a microcontroller to perform the desired diagnosis policy.

The OL and SC error conditions are not latched: as soon as the fault condition is no longer present (at least for a filter time *t<sub>fault</sub>*) ERRN goes back to high impedance. When its voltage is above V<sub>ERRN(fault)</sub>, the D-pin voltage starts decreasing and after t<sub>D(reset)</sub> goes below ( $V_{D(th)}$  -  $V_{D(th,hys)}$ ). Then the IN\_SET voltage goes up to  $V_{IN\_SET(ref)}$ , again after a time t<sub>IN-SET(del)</sub>: at this point, the output stage are activated again. The total time between the fault removal and the IN\_SET reactivation  $t_{ERR(reset)}$  is extended by an additional latency which depends on the external ERRN pin pull-up and filter circuitry.



#### **Load diagnosis**



<span id="page-27-0"></span>**Figure 18 Open load condition timing diagram example (D-pin unconnected or connected to external**  capacitor to GND,  $V_F$  represents the typical forward voltage of the output load)



#### **Load diagnosis**



<span id="page-28-1"></span>**Figure 19 Short circuit to GND condition timing diagram example (D-pin not connected or connected**  to external capacitor to GND,  $V_{Fxyz}$  represents the forward voltage of the output loads)

#### <span id="page-28-0"></span>**6.2.2 Fault management (D-pin connected to GND)**

With D-pin connected to GND configuration, it is possible to deactivate only the channel under fault conditions, still sharing ERRN pin in a common error network with other devices of LITIX™ Basic+ family.

If there is fault condition on the output, a pull-up current *I*<sub>OUT(fault)</sub> flows out from the channel, replacing the configured output current (but limited by the actual load impedance, e.g. reduced to zero with an ideal open load). Under fault conditions the ERRN pin starts sinking a current *I*<sub>ERRN(fault)</sub> to ground and the voltage level on this pin will drop below V<sub>ERRN(fault)</sub> if the external pull-up resistor is properly dimensioned. The ERRN low voltage can also be used as input signal for a  $\mu$ C to perform the desired diagnosis policy.



#### **Load diagnosis**

The fault status is not latched: as soon as the fault condition is no longer present (at least for a filter time  $t_{\text{fault}}$ ), ERRN goes back to high impedance and, once its voltage is above  $V_{\text{ERNN(fault)}}$ , finally the output stages are activated again.

Examples of open load or short to GND diagnosis with D-pin open or connected to GND are shown in the timing diagrams of **[Figure 20](#page-29-0)** and **[Figure 21](#page-30-1)**.



<span id="page-29-0"></span>Figure 20 Open load condition timing diagram example (D-pin connected to GND,  $V_F$  represents the **forward voltage of the output load)**



#### **Load diagnosis**



<span id="page-30-1"></span>Figure 21 Short circuit condition timing diagram example (D-pin connected to GND,  $V_F$  represents the **forward voltage of the output load)**

#### <span id="page-30-0"></span>**6.3 Single LED Short detection, SLS\_REF and DS pins**

An output single LED short circuit (SLS) detection diagnosis feature is available. This allows an easy detection of loss of luminous flux in the light function due to this failure mode, which does not necessarily result in a condition similar or equivalent to an open load or short to GND condition. To make the SLS error management compliant with the majority of system requirements, the TLD2132-1EP allows the possibility to manage a low current consumption mode with a load reactivation and retry strategy (via D and DS pins connected to external capacitors), or with error detection via ERRN pin monitoring (with D-pin shorted to GND).



#### **Load diagnosis**

#### <span id="page-31-0"></span>**6.3.1 SLS\_REF pin**



<span id="page-31-1"></span>**Figure 22 SLS\_REF pin (block diagram) with resistor termination** 

The SLS\_REF pin is designed to generate an accurate and tunable reference voltage to allow reliable detection of SLS failure.

 This reference can be programmed to adapt the SLS detection to the load related variables (as number of LED in series, load currents, LED forward voltages fluctuation and mismatches, etc.).

The pin provides an accurate reference current  $I_{SLS/REF}$  (a replica of  $I_{IN/SET}$ ) which can be used to generate the desired reference voltage with an external low cost precision resistor. The voltage  $V_{SLS\_REF}$  is then internally compared with a fraction of the OUT voltage: if the OUT voltage is below the minimum expected value, then the SLS error management starts (see **[Chapter 6.3.3](#page-32-1)** for more detailed description and reference formulas).

**[Figure 22](#page-31-1)** shows the basic block diagram of SLS\_REF pin.

#### **Load diagnosis**

#### <span id="page-32-0"></span>**6.3.2 DS pin**



**Figure 23 DS pin (block diagram)**

 The DS pin is used to implement a timer function which allows load reactivation retries during SLS failure. By default, when no SLS fault is detected, a pull-down current *I*<sub>DS(PD)</sub> is sunk from the DS pin to GND. If a SLS fault condition is verified, a capacitor on DS pin allows fault management with minimal current consumption of the device for a time which depends on the capacitive load applied, according to the detailed description of **[Chapter 6.3.4](#page-32-2)**.

#### <span id="page-32-1"></span>**6.3.3 SLS fault detection**

A single LED anode-cathode short circuit condition is detected if the OUT voltage is below a fixed multiple  $B_{SIS}$ of the voltage at SLS\_REF pin, according to **[Equation \(6.3\)](#page-32-3)**. The voltage  $V_{SLS/REF}$  can be adjusted applying a resistor from SLS\_REF to GND, according to **[Equation \(6.4\)](#page-32-4)** and the parameter  $K_{SLS/REF}$  [\(P\\_7.5.13](#page-35-0)).

<span id="page-32-3"></span>

<span id="page-32-4"></span>

## <span id="page-32-2"></span>**6.3.4 SLS fault management: D and DS pins open or connected with capacitors to GND (low power consumption mode with retry strategy)**

Under this pin configuration, as described in the title of this chapter, if there is an SLS condition the output is turned off when the voltage level  $V_{D(th)}$  is reached at D-pin.

Under fault condition the ERRN pin starts sinking a current *I*<sub>ERRN(fault)</sub> to ground and the voltage level on this pin will drop below *V*<sub>ERRN(fault)</sub> if the external pull-up resistor is properly dimensioned. After t<sub>D(set)</sub>, the voltage *V*<sub>D(th)</sub> is reached at D-pin and the IN\_SET pin goes into a weak pull-down state with a current consumption  $I_{\mathsf{IN\_SET(fault)}}$ , after an additional latency time  $\mathsf{t_{IN\_SET(del)}}$ .

(6.4)



#### **Load diagnosis**

Then (differently from the management of OL and SC detection) the voltage at DS pin also starts rising with a pull-up current *I*<sub>DS(PU)</sub>, until it reaches the threshold *V*<sub>DS(H)</sub>, when it starts discharging with the current *I*<sub>DS(PD)</sub>. Now the DS voltage can cross the lower voltage threshold  $V_{DS(L)}$ : at this time a full wait time cycle  $t_{SL}$ <sub>WAIT</sub> is completed and the device performs a load reactivation retry, turning the output current back on. If the SLS fault condition persists, a new  $t_{SL\_WAIT}$  cycle is started. If at the end of one wait cycle the fault is not detected anymore, the device goes back to normal operation. The dimensioning of typical  $t_{SL\_WAIT}$  is ruled by the following equations.

$$
t_{DS(rise)} = \frac{C_{DS} \cdot V_{DS(H)}}{I_{DS(PU)}}\tag{6.5}
$$

$$
t_{DS(fall)} = \frac{C_{DS} \cdot (V_{DS(H)} - V_{DS(L)})}{I_{DS(PD)}} \approx \frac{C_{DS} \cdot V_{DS(H)}}{I_{DS(PD)}}
$$
(6.6)

$$
t_{SL(wait)} = t_{DS(rise)} + t_{DS(fall)} + t_{IN\_SET(del)} \approx t_{DS(rise)} \tag{6.7}
$$

A graphical description is shown in the timing diagram example of **[Figure 24](#page-33-1)**.

With this error management algorithm, it is possible to detect the SLS fault monitoring the device consumption from the VS line, which remains as low as *I* S(fault) during the whole wait cycle.



<span id="page-33-1"></span>**Figure 24 Single LED short condition timing diagram example (D pin not connected or connected to external capacitor to GND) output load)**

#### <span id="page-33-0"></span>**6.3.5 SLS fault management: D-pin shorted to GND**

Under D-pin shorted to GND configuration, the output affected by a single LED short fault is not turned off, different from an open load or short circuit to GND fault condition. The potential on the IN\_SET pin remains



#### **Load diagnosis**

*V*<sub>IN SET(ref)</sub>, the ERRN pin starts sinking a current *I*<sub>ERRN(fault)</sub> toward GND. Again, the resulting ERRN low voltage can be used as input signal for a microcontroller to perform the desired diagnosis policy. Also the SLS status is not latched: as soon as the fault condition is no longer present (at least for a filter time  $t_{\text{fault}}$ ) ERRN goes back to high impedance.

An examples of this SLS diagnosis condition is shown in the timing diagrams of **[Figure 25](#page-34-7)**.



<span id="page-34-7"></span>

#### <span id="page-34-0"></span>**6.4 Electrical characteristics: Load diagnosis and Overload management**

#### **Table 8 Electrical Characteristics: Fault management**

*T*<sub>J</sub> = -40°C to +150°C;  $V_S$  =5.5 V to 18 V;  $R_{INSET}$  = 10 kΩ; all voltages with respect to GND, positive current flowing into input and I/O pins, positive current flowing out from output pins (unless otherwise specified)

<span id="page-34-6"></span><span id="page-34-5"></span><span id="page-34-4"></span><span id="page-34-3"></span><span id="page-34-2"></span><span id="page-34-1"></span>



#### **Load diagnosis**

#### **Table 8 Electrical Characteristics: Fault management** (cont'd)

*T*<sub>J</sub> = -40°C to +150°C; *V*<sub>S</sub> =5.5 V to 18 V; *R*<sub>IN\_SET</sub> = 10 kΩ; all voltages with respect to GND, positive current flowing into input and I/O pins, positive current flowing out from output pins (unless otherwise specified)

<span id="page-35-10"></span><span id="page-35-9"></span><span id="page-35-8"></span><span id="page-35-7"></span><span id="page-35-6"></span><span id="page-35-5"></span><span id="page-35-4"></span><span id="page-35-3"></span><span id="page-35-2"></span><span id="page-35-1"></span><span id="page-35-0"></span>



#### **Load diagnosis**

#### **Table 8 Electrical Characteristics: Fault management** (cont'd)

*T*<sub>J</sub> = -40°C to +150°C; *V*<sub>S</sub> =5.5 V to 18 V; *R*<sub>IN\_SET</sub> = 10 kΩ; all voltages with respect to GND, positive current flowing into input and I/O pins, positive current flowing out from output pins (unless otherwise specified)

<span id="page-36-3"></span><span id="page-36-2"></span><span id="page-36-1"></span><span id="page-36-0"></span>

<span id="page-36-6"></span><span id="page-36-5"></span><span id="page-36-4"></span>1) Not subjected to production test: specified by design.

 $V_{EN}$  >  $V_{DEN(th, max)}$ 



#### **Application information**

# <span id="page-37-1"></span><span id="page-37-0"></span>**7 Application information**

*Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.*



**Figure 26 Application diagram example**

*Note: This is a very simplified example of an application circuit. The function must be verified in the real application.*



#### **Package outline**

<span id="page-38-0"></span>



**Figure 27 PG-TSDSO-14**

#### **Green product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

#### **Further information on packages**

**<https://www.infineon.com/packages>**



**Revision History**

# <span id="page-39-0"></span>**9 Revision History**



#### **Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2018-10-09 Published by Infineon Technologies AG 81726 Munich, Germany**

**© 2018 Infineon Technologies AG. All Rights Reserved.**

**Do you have a question about any aspect of this document? Email: [erratum@infineon.com](mailto:erratum@infineon.com)**

**Document reference** LITIX™ Basic+ **TLD2132-1EP**

#### **IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (**[www.infineon.com](http://www.infineon.com)**).

#### **WARNINGS**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Infineon](https://www.mouser.com/infineon): [TLD21321EPXUMA1](https://www.mouser.com/access/?pn=TLD21321EPXUMA1)



#### **ООО "ЛайфЭлектроникс" "LifeElectronics" LLC**

*ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 30101810900000000703 БИК 044030703* 

 *Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.*

*С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров*

 *Мы предлагаем:*

- *Конкурентоспособные цены и скидки постоянным клиентам.*
- *Специальные условия для постоянных клиентов.*
- *Подбор аналогов.*
- *Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.*
- *Приемлемые сроки поставки, возможна ускоренная поставка.*
- *Доставку товара в любую точку России и стран СНГ.*
- *Комплексную поставку.*
- *Работу по проектам и поставку образцов.*
- *Формирование склада под заказчика.*
- *Сертификаты соответствия на поставляемую продукцию (по желанию клиента).*
- *Тестирование поставляемой продукции.*
- *Поставку компонентов, требующих военную и космическую приемку.*
- *Входной контроль качества.*
- *Наличие сертификата ISO.*

 *В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.*

*Конструкторский отдел помогает осуществить:*

- *Регистрацию проекта у производителя компонентов.*
- *Техническую поддержку проекта.*
- *Защиту от снятия компонента с производства.*
- *Оценку стоимости проекта по компонентам.*
- *Изготовление тестовой платы монтаж и пусконаладочные работы.*



 *Tел: +7 (812) 336 43 04 (многоканальный) Email: [org@lifeelectronics.ru](mailto:org@lifeelectronics.ru)*

#### *www[.lifeelectronics.ru](http://lifeelectronics.ru/)*