

FEATURES

Accurate rms-to-dc conversion from 50 Hz to 6 GHz Single-ended input dynamic range of >50 dB No balun or external input tuning required Waveform and modulation independent RF power detection Linear-in-decibels output, scaled: 52 mV/dB Log conformance error: <±0.15 dB Temperature stability: <±0.5 dB Voltage supply range: 4.5 V to 5.5 V Operating temperature range: −40°C to +125°C Power-down capability to 1.5 mW Small footprint, 4 mm × 4 mm, LFCSP

APPLICATIONS

Power amplifier linearization/control loops Multi-Standard, Multi-Carrier Wireless Infrastructure (MCGSM, CDMA, WCDMA, TD-SCDMA, WiMAX, LTE) Transmitter power control Transmitter signal strength indication (TSSI) RF instrumentation

GENERAL DESCRIPTION

The [AD8363 i](http://www.analog.com/AD8363?doc=AD8363.pdf)s a true rms responding power detector that can be directly driven with a single-ended 50 Ω source. This feature makes th[e AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) frequency versatile by eliminating the need for a balun or any other form of external input tuning for operation up to 6 GHz.

The [AD8363 p](http://www.analog.com/AD8363?doc=AD8363.pdf)rovides an accurate power measurement, independent of waveform, for a variety of high frequency communication and instrumentation systems. Requiring only a single supply of 5 V and a few capacitors, it is easy to use and provides high measurement accuracy. The [AD8363 c](http://www.analog.com/AD8363?doc=AD8363.pdf)an operate from arbitrarily low frequencies to 6 GHz and can accept inputs that have rms values from less than −50 dBm to at least 0 dBm, with large crest factors exceeding the requirements for accurate measurement of WiMAX, CDMA, W-CDMA, TD-SCDMA, multicarrier GSM, and LTE signals.

The [AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) can determine the true power of a high frequency signal having a complex low frequency modulation envelope, or it can be used as a simple low frequency rms voltmeter. The highpass corner generated by its internal offset-nulling loop can be lowered by a capacitor added on the CHPF pin.

50 Hz to 6 GHz, 50 dB TruPwr™ Detector

Data Sheet **[AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf)**

FUNCTIONAL BLOCK DIAGRAM

Used as a power measurement device, VOUT is connected to VSET. The output is then proportional to the logarithm of the rms value of the input. The reading is presented directly in decibels and is conveniently scaled to 52 mV/dB, or approximately 1 V per decade; however, other slopes are easily arranged. In controller mode, the voltage applied to VSET determines the power level required at the input to null the deviation from the setpoint. The output buffer can provide high load currents.

The [AD8363 h](http://www.analog.com/AD8363?doc=AD8363.pdf)as 1.5 mW power consumption when powered down by a logic high applied to the TCM2/PWDN pin. It powers up within about 30 μs to its nominal operating current of 60 mA at 25°C. Th[e AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) is available in a 4 mm \times 4 mm 16-lead LFCSP for operation over the −40°C to +125°C temperature range.

A fully populated RoHS compliant evaluation board is also available.

Rev. B [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD8363.pdf&product=AD8363&rev=B)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

7/11—Rev. 0 to Rev. A

5/09—Revision 0: Initial Version

SPECIFICATIONS

 V_{POS} = 5 V, T_A = 25°C, Z_O = 50 Ω , single-ended input drive, VOUT connected to VSET, V_{TGT} = 1.4 V, C_{LPF} = 3.9 nF, C_{HPF} = 2.7 nF, error referred to best-fit line (linear regression) from −20 dBm to −40 dBm, unless otherwise noted.

ABSOLUTE MAXIMUM RATINGS

Table 2.

¹ This is for long durations. Excursions above this level, with durations much less than 1 second, are possible without damage.

² No airflow with the exposed pad soldered to a 4-layer JEDEC board.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 2. Pin Configuration

Table 3. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{POS} = 5 V, Z_O = 50 \Omega$, single-ended input drive, VOUT connected to VSET, $V_{TGT} = 1.4 V, C_{LPF} = 3.9 nF, C_{HPF} = 2.7 nF, T_A = +25°C$ (black), −40°C (blue), +85°C (red), where appropriate. Error calculated using 3-point calibration at 0 dBm, −10 dBm, and −40 dBm, unless otherwise indicated. Input RF signal is a sine wave (CW), unless otherwise indicated.

Figure 4. VOUT and Log Conformance Error with Respect to 25°C Ideal Line over Temperature vs. Input Amplitude at 900 MHz, CW, Typical Device

Figure 5. V_{OUT} and Log Conformance Error with Respect to 25°C Ideal Line over Temperature vs. Input Amplitude at 1.90 GHz, CW, Typical Device

Figure 6. Distribution of V_{OUT} and Error with Respect to 25°C Ideal Line over *Temperature vs. Input Amplitude at 100 MHz, CW*

Figure 7. Distribution of V_{OUT} and Error with Respect to 25°C Ideal Line over *Temperature vs. Input Amplitude at 900 MHz, CW*

Figure 8. Distribution of V_{OUT} and Error with Respect to 25°C Ideal Line over Temperature vs. Input Amplitude at 1.90 GHz, CW

Figure 9. VOUT and Log Conformance Error with Respect to 25°C Ideal Line over Temperature vs. Input Amplitude at 2.14GHz, CW, Typical Device

Figure 10. V_{OUT} and Log Conformance Error with Respect to 25°C Ideal Line *over Temperature vs. Input Amplitude at 2.6GHz, CW, Typical Device*

Figure 11. VOUT and Log Conformance Error with Respect to 25°C Ideal Line over Temperature vs. Input Amplitude at 3.8GHz, CW, Typical Device

Figure 12. Distribution of V_{OUT} and Error with Respect to 25°C Ideal Line over Temperature vs. Input Amplitude at 2.14 GHz, CW

Figure 13. Distribution of V_{OUT} and Error with Respect to 25°C Ideal Line over Temperature vs. Input Amplitude at 2.6GHz, CW

Figure 14. Distribution of V_{OUT} and Error with Respect to 25°C Ideal Line over *Temperature vs. Input Amplitude at 3.8GHz, CW*

Figure 15. Vout and Log Conformance Error with Respect to 25 \degree C Ideal Line over Temperature vs. Input Amplitude at 5.8 GHz, Typical Device

Figure 16. Error from CW Linear Reference vs. Input Amplitude with Modulation, Frequency at 2.14 GHz, $C_{LPF} = 0.1 \mu F$, INHI Input

Frequency; $Z_0 = 50 \Omega$, INHI or INLO

Figure 18. Distribution of V_{OUT} and Error with Respect to 25°C Ideal Line over Temperature vs. Input Amplitude at 5.8 GHz, CW

Figure 19. Error from CW Linear Reference vs. Input Amplitude with Modulation, Frequency at 2.6 GHz, CLPF = 0.1 μF, INHI Input

Figure 20. Typical Noise Spectral Density of Vout; All CLPF Values

Figure 21. Output Response to RF Burst Input, Carrier Frequency at 2.14 GHz, CLPF = 390 pF, CHPF = Open, Rising Edge

Figure 22. Output Response to RF Burst Input, Carrier Frequency at 2.14 GHz, CLPF = 0.1 µF, CHPF = Open, Rising Edge

Figure 24. Output Response to RF Burst Input, Carrier Frequency at 2.14 GHz, CLPF = 390 pF, CHPF = Open, Falling Edge

Figure 25. Output Response to RF Burst Input, Carrier Frequency at 2.14 GHz, CLPF = 0.1 µF, CHPF = Open, Falling Edge

Figure 26. VTEMP and Error with Respect to Straight Line vs. Temperature for Eleven Devices

600 400 200 800 $0 -$
1.34 **1.34 1.36 1.38 1.40 1.42 1.44 1.46** $V_{TEMP} (V)$ **QUANTITY** 07368-077 **REPRESENTS APPROXIMATELY 3000 PARTS FROM SIX LOTS**

Figure 27. Distribution of V_{TEMP} Voltage at 25°C, No RF Input

Figure 29. Change in VREF with Input Amplitude for Eleven Devices

Figure 30. Distribution of VREF, 25°C, No RF Input

Figure 32. Change in VREF with Temperature for Eleven Devices

The computational core of th[e AD8363 i](http://www.analog.com/AD8363?doc=AD8363.pdf)s a high performance AGC loop. As shown i[n Figure 33,](#page-13-2) the AGC loop comprises a wide bandwidth variable gain amplifier (VGA), square law detectors, an amplitude target circuit, and an output driver. For a more detailed description of the functional blocks, see the [AD8362 d](http://www.analog.com/AD8362?doc=AD8363.pdf)ata sheet.

The nomenclature used in this data sheet to distinguish between a pin name and the signal on that pin is as follows:

- The pin name is all uppercase (for example, VPOS, COMM, and VOUT).
- The signal name or a value associated with that pin is the pin mnemonic with a partial subscript (for example, CLPF, C_{HPF}, and V_{OUT}).

SQUARE LAW DETECTOR AND AMPLITUDE TARGET

The VGA gain has the form

$$
G_{SET} = G_O \exp(-V_{SET}/V_{GNS})
$$
 (1)

where:

GO is the basic fixed gain.

VGNS is a scaling voltage that defines the gain slope (the decibel change per voltage). The gain decreases with increasing V_{SET} .

The VGA output is

$$
V_{SIG} = G_{SET} \times RF_{IN} = G_O \times RF_{IN} \exp(V_{SET}/V_{GNS})
$$
 (2)

where RF_{IN} is the ac voltage applied to the input terminals of the [AD8363.](http://www.analog.com/AD8363?doc=AD8363.pdf)

The output of the VGA, V_{SIG} , is applied to a wideband square law detector. The detector provides the true rms response of the RF input signal, independent of waveform. The detector output, I_{SQR}, is a fluctuating current with positive mean value. The difference between I_{SOR} and an internally generated current, ITGT, is integrated by CF and the external capacitor attached to the CLPF pin at the summing node. C_F is an on-chip 25 pF filter capacitor, and CLPF, the external capacitance connected to the CLPF pin, can be used to arbitrarily increase the averaging time while trading off with the response time. When the AGC loop is at equilibrium

$$
Mean(I_{\text{SQR}}) = I_{\text{TGT}} \tag{3}
$$

This equilibrium occurs only when

$$
Mean(V_{SIG}^2) = V_{TGT}^2 \tag{4}
$$

where V_{TGT} is the voltage presented at the VTGT pin. This pin can conveniently be connected to the VREF pin through a voltage divider to establish a target rms voltage V_{ATG} of ~70 mV rms, when $V_{TGT} = 1.4 V$.

Because the square law detectors are electrically identical and well matched, process and temperature dependent variations are effectively cancelled.

Figure 33. Simplified Architecture Details

By forcing the previous identity through varying the VGA setpoint, it is apparent that

$$
RMS(V_{SIG}) = \sqrt{(Mean(V_{SIG}^2))} = \sqrt{(V_{ATG}^2)} = V_{ATG}
$$
 (5)

Substituting the value of V_{SIG} from Equation 2 results in

$$
RMS(G_0 \times RF_{IN} \exp(-V_{SET}/V_{GNS})) = V_{ATG}
$$
 (6)

When connected as a measurement device, $V_{SET} = V_{OUT}$. Solving for *VOUT* as a function of *RFIN*

$$
V_{OUT} = V_{SLOPE} \times log_{10}(RMS(RF_{IN})/V_Z)
$$
\n(7)

where:

V_{SLOPE} is 1 *V*/decade (or 50 mV/dB). *VZ* is the intercept voltage.

When $RMS(RF_{IN}) = V_z$, because $log_{10}(1) = 0$, this implies that $V_{OUT} = 0 V$, making the intercept the input that forces $V_{OUT} = 0 V$. V_Z has been fixed to approximately 280 μ V (approximately -58 dBm, referred to 50 Ω) with a CW signal at 100 MHz. In reality, the [AD8363 d](http://www.analog.com/AD8363?doc=AD8363.pdf)oes not respond to signals less than ~−56 dBm. This means that the intercept is an extrapolated value outside the operating range of the device.

If desired, the effective value of V_{SLOPE} can be altered by using a resistor divider between VOUT and VSET. (Refer to the [Output Voltage Scaling s](#page-19-0)ection for more information.)

In most applications, the AGC loop is closed through the setpoint interface and the VSET pin. In measurement mode, VOUT is directly connected to VSET. (See th[e Measurement](#page-17-1) [Mode Basic Connections s](#page-17-1)ection for more information.) In controller mode, a control voltage is applied to VSET and the VOUT pin typically drives the control input of an amplification or attenuation system. In this case, the voltage at the VSET pin forces a signal amplitude at the RF inputs of the [AD8363 t](http://www.analog.com/AD8363?doc=AD8363.pdf)hat balances the system through feedback. (See the [Controller](#page-22-2) [Mode Basic Connections](#page-22-2) section for more information.)

RF INPUT INTERFACE

[Figure 34](#page-14-3) shows the connections of the RF inputs within the [AD8363.](http://www.analog.com/AD8363?doc=AD8363.pdf) The input impedance is set primarily by an internal 50 Ω resistor connected between INHI and INLO. A dc level of approximately half the supply voltage on each pin is established internally. Either the INHI pin or the INLO pin can be used as the single-ended RF input pin. (See the [Choice of RF Input Pin](#page-14-1) section.) If the dc levels at these pins are disturbed, performance is compromised; therefore, signal coupling capacitors must be connected from the input signal to INHI and INLO. The input signal high-pass corner formed by the coupling capacitors and the internal resistances is

$$
f_{\text{HIGH-PASS}} = 1/(2 \times \pi \times 50 \times C) \tag{8}
$$

where *C* is in farads and f_{HIGH-PASS} is in hertz. The input coupling capacitors must be large enough in value to pass the input signal frequency of interest. The other input pin should be RF ac-coupled to common (ground).

Extensive ESD protection is employed on the RF inputs, which limits the maximum possible input amplitude to the [AD8363.](http://www.analog.com/AD8363?doc=AD8363.pdf)

CHOICE OF RF INPUT PIN

The dynamic range of th[e AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) can be optimized by choosing the correct RF input pin for the intended frequency of operation. Using INHI (Pin 14), users can obtain the best dynamic range at frequencies up to 2.6 GHz. Above 2.6 GHz, it is recommended that INLO (Pin 15) be used. At 2.6 GHz, the performance obtained at the two inputs is approximately equal.

Th[e AD8363 w](http://www.analog.com/AD8363?doc=AD8363.pdf)as designed with a single-ended RF drive in mind. A balun can be used to drive INHI and INLO differentially, but it is not necessary, and it does not result in improved dynamic range.

SMALL SIGNAL LOOP RESPONSE

The [AD8363 u](http://www.analog.com/AD8363?doc=AD8363.pdf)ses a VGA in a loop to force a squared RF signal to be equal to a squared dc voltage. This nonlinear loop can be simplified and solved for a small signal loop response. The lowpass corner pole is given by

$$
Freq_{LP} \approx 1.83 \times I_{TGT}/(C_{LPF})
$$
\n(9)

where: *I*^{rGT} is in amperes. *CLPF* is in farads. *FreqLP* is in hertz.

ITGT is derived from VTGT; however, ITGT is a squared value of VTGT multiplied by a transresistance, namely

$$
I_{TGT} = g_m \times V_{TGT}^2 \tag{10}
$$

 g_m is approximately 18.9 μs, so with V_{TGT} equal to the typically recommended 1.4 V, I_{TGT} is approximately 37 μA. The value of this current varies with temperature; therefore, the small signal pole varies with temperature. However, because the RF squaring circuit and dc squaring circuit track with temperature, there is no temperature variation contribution to the absolute value of Vour.

For CW signals,

$$
Freq_{LP} \approx 67.7 \times 10^{-6} / (C_{LPF}) \tag{11}
$$

However, signals with large crest factors include low pseudorandom frequency content that either needs to be filtered out or sampled and averaged out. See th[e Choosing a](#page-20-0) [Value for CLPF s](#page-20-0)ection for more information.

TEMPERATURE SENSOR INTERFACE

The [AD8363 p](http://www.analog.com/AD8363?doc=AD8363.pdf)rovides a temperature sensor output with an output voltage scaling factor of approximately 5 mV/°C. The output is capable of sourcing 4 mA and sinking 50 μA maximum at temperatures at or above 25°C. If additional current sink capability is desired, an external resistor can be connected between the TEMP and COMM pins. The typical output voltage at 25°C is approximately 1.4 V.

Figure 35. TEMP Interface Simplified Schematic

VREF INTERFACE

The VREF pin provides an internally generated voltage reference. The V_{REF} voltage is a temperature stable 2.3 V reference that is capable of sourcing 4 mA and sinking 50 μA maximum at temperatures at or above 25°C. An external resistor can be connected between the VREF and COMM pins to provide additional current sink capability. The voltage on this pin can be used to drive the TCM1, TCM2/PWDN, and VTGT pins, if desired.

Figure 36. VREF Interface Simplified Schematic

TEMPERATURE COMPENSATION INTERFACE

Proprietary techniques are used to maximize the temperature stability of the [AD8363.](http://www.analog.com/AD8363?doc=AD8363.pdf) For optimal performance, the output temperature drift must be compensated for using the TCM1 and TCM2/PWDN pins. The absolute value of compensation varies with frequency and V_{TGT} [. Table 4 s](#page-15-5)hows the recommended voltages for the TCM1 and TCM2/PWDN pins to maintain the best temperature drift error over the rated temperature range (−40°C < $T_A < 85^{\circ}$ C) when driven single-ended and using a $V_{TGT} = 1.4$ V.

The values i[n Table 4 w](#page-15-5)ere chosen to give the best drift performance at the high end of the usable dynamic range over the −40°C to +85°C temperature range.

Compensating the device for the temperature drift using TCM1 and TCM2/PWDN allows for great flexibility and the user may wish to modify these values to optimize for another amplitude point in the dynamic range, for a different temperature range, or for an operating frequency other than those shown in [Table 4.](#page-15-5)

To find a new compensation point, V_{TCM1} and V_{TCM2} can be swept while monitoring V_{OUT} over the temperature at the frequency and amplitude of interest. The optimal voltages for V_{TCM1} and V_{TCM2} to achieve minimum temperature drift at a given power and frequency are the values of V_{TCM1} and V_{TCM2} where V_{OUT} has minimum movement. See th[e AD8364 a](http://www.analog.com/AD8364?doc=AD8363.pdf)nd [ADL5513](http://www.analog.com/ADL5513?doc=AD8363.pdf) data sheets for more information.

Varying VTCM1 and VTCM2 has only a very slight effect on VoUT at device temperatures near 25°C; however, the compensation circuit has more and more effect, and is more and more necessary for best temperature drift performance, as the temperature departs farther from 25°C.

[Figure 37 s](#page-15-6)hows the effect on temperature drift performance at 25°C and 85°C as V_{TCM1} is varied but V_{TCM2} is held constant at 0.6 V.

Figure 37. Error vs. Input Amplitude over Stepped V $_{TCM1}$ Values, 25 \degree C and 85 \degree C, 2.14 GHz, V_{TCM2} = 0.6 V

TCM1 primarily adjusts the intercept of th[e AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) at temperature. In this way, TCM1 can be thought of as a coarse adjustment to the compensation. Conversely, TCM2 performs a fine adjustment. For this reason, it is advised that when searching for compensation with $\rm V_{TCM1}$ and $\rm V_{TCM2}$ that $\rm V_{TCM1}$ be adjusted first, and when best performance is found, V_{TCM2} can then be adjusted for optimization.

It is evident fro[m Figure 37 t](#page-15-6)hat the temperature compensation circuit can be used to adjust for the lowest drift at any input amplitude of choice. Though not shown in [Figure 37,](#page-15-6) a similar analysis can simultaneously be performed at −40°C, or any other temperature within the operating range of th[e AD8363.](http://www.analog.com/AD8363?doc=AD8363.pdf)

Performance varies slightly from device to device; therefore, optimal V_{TCM1} and V_{TCM2} values must be arrived at statistically

over a population of devices to be useful in mass production applications.

The TCM1 and TCM2 pins have high input impedances, approximately 5 kΩ and 500 kΩ, respectively, and can be conveniently driven from an external source or from a fraction of VREF by using a resistor divider. VREF does change slightly with temperature and RF input amplitude (se[e Figure 32 a](#page-12-0)nd [Figure 29\)](#page-12-1); however, the amount of change is unlikely to result in a significant effect on the final temperature stability of the RF measurement system.

[Figure 38 s](#page-16-6)hows a simplified schematic representation of TCM1. See the [Power-Down Interface s](#page-16-0)ection for the TCM2 interface.

Figure 38. TCM1 Interface Simplified Schematic

POWER-DOWN INTERFACE

The quiescent and disabled currents for the [AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) at 25°C are approximately 60 mA and 300 μA, respectively. The dual function pin, TCM2/PWDN, is connected to a temperature compensation circuit as well as a power-down circuit. Typically, when PWDN is greater than V_{POS} – 0.1 V, the device is fully powered down. [Figure 28 s](#page-12-2)hows this characteristic as a function of VPWDN. Note that because of the design of this section of th[e AD8363,](http://www.analog.com/AD8363?doc=AD8363.pdf) as V_{TCM2} passes through a narrow range at ~4.5 V (or ~ $V_{POS} - 0.5 V$), the TCM2/PWDN pin sinks approximately 750 μA. The source used to disable th[e AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) must have a sufficiently high current capability for this reason[. Figure 23](#page-11-0) shows the typical response times for various RF input levels. The output reaches within 0.1 dB of its steady-state value in approximately 35 μs; however, the reference voltage is available to full accuracy in a much shorter time. This wake-up response varies depending on the input coupling and the capacitances, CHPF and CLPF.

Figure 39. PWDN Interface Simplified Schematic

VSET INTERFACE

The VSET interface has a high input impedance of 72 k Ω . The voltage at VSET is converted to an internal current used to set the internal VGA gain. The VGA attenuation control is approximately 19 dB/V.

OUTPUT INTERFACE

The output driver used in th[e AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) is different from the output stage on th[e AD8362.](http://www.analog.com/AD8362?doc=AD8363.pdf) The [AD8363 i](http://www.analog.com/AD8363?doc=AD8363.pdf)ncorporates rail-torail output drivers with pull-up and pull-down capabilities. The closed-loop −3 dB bandwidth of the VOUT buffer with no load is approximately 58 MHz with a single-pole roll-off of −20 dB/dec. The output noise is approximately 45 nV/√Hz at 100 kHz, which is independent of CLPF due to the architecture of th[e AD8363.](http://www.analog.com/AD8363?doc=AD8363.pdf) VOUT can source and sink up to 10 mA. There is an internal load between VOUT and COMM of 2.5 kΩ.

Figure 41. VOUT Interface Simplified Schematic

VTGT INTERFACE

The target voltage can be set with an external source or by connecting the VREF pin (nominally 2.3 V) to the VTGT pin through a resistive voltage divider. With 1.4 V on the VTGT pin, the rms voltage that must be provided by the VGA to balance the AGC feedback loop is 1.4 V \times 0.05 = 70 mV rms. Most of the characterization information in this data sheet was collected at $V_{\text{TGT}} = 1.4$ V. Voltages higher and lower than this can be used; however, doing so increases or decreases the gain at the internal squaring cell, which results in a corresponding increase or decrease in intercept. This in turn affects the sensitivity and the usable measurement range. Because the gain of the squaring cell varies with temperature, oscillations or a loss in measurement range can result. For these reasons, do not reduce VTGT below 1.3 V.

Figure 42. VTGT Interface Simplified Schematic

MEASUREMENT MODE BASIC CONNECTIONS

The [AD8363 r](http://www.analog.com/AD8363?doc=AD8363.pdf)equires a single supply of nominally 5 V. The supply is connected to the two supply pins, VPOS. Decouple the pins using two capacitors with values equal or similar to those shown i[n Figure 43.](#page-17-3) These capacitors must provide a low impedance over the full frequency range of the input, and they should be placed as close as possible to the VPOS pins. Use two different capacitor values in parallel to provide a broadband ac short to ground.

Input signals can be applied differentially or single-ended; however, in both cases, the input impedance is 50 Ω. Most performance information in this data sheet was derived with a single-ended drive. The optimal measurement range is achieved using a singleended drive on the INHI pin at frequencies below 2.6 GHz (as shown in [Figure 43\)](#page-17-3), and likewise, optimal performance is achieved using the INLO pin above 2.6 GHz (similar t[o Figure 43;](#page-17-3) except INLO is ac-coupled to the input and INHI is ac-coupled to ground).

The [AD8363 i](http://www.analog.com/AD8363?doc=AD8363.pdf)s placed in measurement mode by connecting VOUT to VSET. This closes the AGC loop within the device with V_{OUT} representing the VGA control voltage, which is required to present the correct rms voltage at the input of the internal square law detector.

Figure 43. Measurement Mode Basic Connections

SYSTEM CALIBRATION AND ERROR CALCULATION

The measured transfer function of th[e AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) at 1.9 GHz is shown in [Figure 44,](#page-18-2) which contains plots of both output voltage vs. input amplitude (power) and calculated error vs. input level. As the input level varies from −55 dBm to +0 dBm, the output voltage varies from \sim 0 V to \sim 3.1 V.

Because slope and intercept vary from device to device, boardlevel calibration must be performed to achieve high accuracy. The equation for the idealized output voltage can be written as

$$
V_{\text{OUT(IDEAL)}} = \text{Slope} \times (P_{\text{IN}} - \text{Intercept}) \tag{12}
$$

where:

Slope is the change in output voltage divided by the change in input power (dB).

Figure 44. 1.9 GHz Transfer Function and Linearity Error using a Two-Point Calibration (Calibration Points −20 dBm and −40 dBm)

Intercept is the calculated input power level at which the output voltage would equal 0 V (note that *Intercept* is an extrapolated theoretical value not a measured value).

In general, calibration, which establishes the *Slope* and *Intercept,* is performed during equipment manufacture by applying two or more known signal levels to the input of th[e AD8363 a](http://www.analog.com/AD8363?doc=AD8363.pdf)nd measuring the corresponding output voltages. The calibration points are generally chosen within the linear-in-dB operating range of the device.

With a two-point calibration, the slope and intercept are calculated as follows:

$$
Slope = (V_{OUT1} - V_{OUT2})/(P_{IN1} - P_{IN2})
$$
\n(13)

$$
Intercept = P_{INI} - (V_{OUTl}/Slope) \tag{14}
$$

After the slope and intercept are calculated and stored in nonvolatile memory during equipment calibration, an equation can be used to calculate an unknown input power based on the output voltage of the detector.

$$
P_{IN} (Unknown) = (V_{OUTI(MEASURED)}/Slope) + Intercept
$$
 (15)

The log conformance error is the difference between this straight line and the actual performance of the detector.

$$
Error (dB) = (V_{OUT(MEASURED)} - V_{OUT(IDEAL)})/Slope
$$
 (16)

[Figure 44 i](#page-18-2)ncludes a plot of this error when using a two-point calibration (calibration points are −20 dBm and −40 dBm). The error at the calibration points is equal to 0 by definition.

The residual nonlinearity of the transfer function that is apparent in the two-point calibration error plot can be reduced by increasing the number of calibration points[. Figure 45](#page-18-3) shows the post-calibration error plots for three-point calibration. With a multipoint calibration, the transfer function is segmented, with each segment having its own slope and intercept. During calibration, multiple known power levels are applied, and multiple voltages are measured. When the equipment is in operation, the measured voltage from the detector is first used to determine which of the stored slope and intercept calibration coefficients are to be used. Then the unknown power level is calculated by inserting the appropriate slope and intercept into Equation 15.

[Figure 45 s](#page-18-3)hows the output voltage and error at 25°C and over temperature when a three-point calibration is used (calibration points are 0 dBm, −10 dBm and −40 dBm). When choosing calibration points, there is no requirement for, or value in equal spacing between the points. There is also no limit to the number of calibration points used.

Figure 45. 1.9 GHz Transfer Function and Error at +25°C, −40°C, and +85°C Using a Three-Point Calibration (0 dBm, -10 dBm and -40 dBm)

The −40°C and +85°C error plots in Figure 44 an[d Figure 45](#page-18-3) are generated using the 25°C calibration coefficients. This is consistent with equipment calibration in a mass production environment where calibration at just a single temperature is practical.

OPERATION TO 125°C

The [AD8363 o](http://www.analog.com/AD8363?doc=AD8363.pdf)perates up to 125°C with slightly degraded performance. [Figure 46 s](#page-19-2)hows the typical operation (Errors are plotted using two-point calibration) at 125°C as compared to other temperatures using the TCM1 and TCM2 values i[n Table 4.](#page-15-5) Temperature compensation can be optimized for operation above 85°C by modifying the voltages on the TCM1 and TCM2 pins from those shown i[n Table 4.](#page-15-5)

Rev. B | Page 19 of 29

Figure 46. V_{OUT} and Log Conformance Error vs. Input Amplitude at 2.14 GHz, −40°C to +125°C

OUTPUT VOLTAGE SCALING

The output voltage range of th[e AD8363 \(](http://www.analog.com/AD8363?doc=AD8363.pdf)nominally 0 V to 3.5 V) can be easily increased or decreased. There are a number of situations where adjustment of the output scaling makes sense. For example, if th[e AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) is driving an analog-todigital converter (ADC) with a 0 V to 5 V input range, it makes sense to increase the detector's nominal maximum output voltage of 3.5 V so that it is closer to 5 V. This makes better use of the input range of the ADC and maximizes the resolution of the system in terms of bits/dB.

If only a part of the RF input power range of th[e AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) is being used (for example, −10 dBm to −40 dBm), it may make sense to increase the scaling so that this reduced input range fits into the available output swing of the [AD8363 \(](http://www.analog.com/AD8363?doc=AD8363.pdf)0 V to 4.8 V).

The output swing can be reduced by adding a voltage divider on the output pin, as shown i[n Figure 47](#page-19-3) (with VOUT connected directly to VSET and a resistor divider on VOUT). [Figure 47](#page-19-3) also shows how the output voltage swing can be increased using a technique that is analogous to setting the gain of an op amp in noninverting mode. With the VSET pin being the equivalent of the inverting input of the op amp, a resistor divider is connected between VOUT and VSET.

Figure 47. Decreasing and Increasing Slope

Equation 17 is the general function that governs this.

$$
RI = (R2 \parallel R_{IN}) \left(\frac{V_o'}{V_o} - 1 \right) \tag{17}
$$

where:

VO is the nominal maximum output voltage (see [Figure 4](#page-8-1) through [Figure 18\)](#page-10-0).

V'O is the new maximum output voltage (for example, up to 4.8 V).

 R_{IN} is the VSET input resistance (72 kΩ).

When choosing R1 and R2, attention must be paid to the current drive capability of the VOUT pin and the input resistance of the VSET pin. The choice of resistors should not result in excessive current draw out of VOUT. However, making R1 and R2 too large is also problematic. If the value of R2 is compatible with the 72 k Ω input resistance of the VSET input, this input resistance, which varies slightly from device to device, contributes to the resulting slope and output voltage. In general, the value of R2 should be at least ten times smaller than the input resistance of VSET. Values for R1 and R2 should, therefore, be in the 1 kΩ to 5 kΩ range.

It is also important to take into account device-to-device and frequency variation in output swing along with the [AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) output stage's maximum output voltage of 4.8 V. The Vour distribution is well characterized at the bands of major frequencies in th[e Typical Performance Characteristics](#page-8-0) section [\(Figure 3 t](#page-8-2)[o Figure 18\)](#page-10-0).

OFFSET COMPENSATION, MINIMUM CLPF, AND MAXIMUM CHPF CAPACITANCE VALUES

An offset-compensation loop is used to eliminate small dc offsets within the internal VGA as shown in [Figure 48.](#page-20-1) The high-pass corner frequency of this loop is set to about 1 MHz using an on-chip 25 pF capacitor. Because input signals that are below 1 MHz are interpreted as unwanted offset voltages, this restricts the operating frequency range of the device. To operate the [AD8363 a](http://www.analog.com/AD8363?doc=AD8363.pdf)t lower frequencies (than 1 MHz), the high-pass corner frequency must be reduced by connecting a capacitor between CHPF and VPOS.

Internal offset voltages vary depending on the gain at which the VGA is operating and, therefore, on the input signal amplitude. When a large C_{HPF} value is used, the offset correction process can lag the more rapid changes in the gain of the VGA, which can increase the time required for the loop to fully settle for a given steady input amplitude. This can manifest itself in a jumpy, seemingly oscillatory response of th[e AD8363.](http://www.analog.com/AD8363?doc=AD8363.pdf)

Care should therefore be taken in choosing C_{HPF} and C_{LPF} because there is a potential to create oscillations. In general, make the capacitance on the CLPF pin as large as possible; there is no maximum on the amount of capacitance that can be added to this pin. At high frequencies, there is no need for an external capacitor on the CHPF pin; therefore, the pin can be left open. However, when trying to get a fast response time and/or when working at low frequencies, extra care in choosing the proper capacitance values for CHPF and CLPF is prudent. With the gain control pin (VSET) connected to VOUT, V_{SET} can slew at a rate determined by the on-chip squaring cell and C_{LPF} . When V_{SET} is changing with time, the dc offsets in the VGA also vary with

time. The speed at which V_{SET} slews can create a time varying offset that falls within the high-pass corner set by CHPF. Therefore, in measurement mode, take care to set CLPF appropriately to reduce the slew. It is also worth noting that most of the typical performance data was derived with $C_{LPF} = 3.9$ nF and $C_{HPF} = 2.7$ nF and with a CW waveform.

The minimum appropriate C_{LPF} based on slew rate limitations is as follows

 $C_{LPF} > 20 \times 10^{-3} / FREQ_{RFIN}$ (18)

where:

 C_{LPF} is in farads.

FREQRFIN is in hertz.

This takes into account the on-chip 25 pF capacitor, C_F , in parallel with C_{LPF}. However, because there are other internal device time delays that affect loop stability, use a minimum CLPF of 390 pF.

The minimum appropriate C_{HPF} for a given high-pass pole frequency is

$$
C_{HPF} = 29.2 \times 10^{-6} / FHP_{POLE} - 25 \text{ pF}
$$
 (19)

where *FHP*_{POLE} is in hertz.

The subtraction of 25 pF is a result of the on-chip 25 pF capacitor in parallel with the external CHPF. Typically, choose CHPF to give a pole (3 dB corner) at least 1 decade below the desired signal frequency. Note that the high pass corner of the offset compensation system is approximately 1 MHz without an external C_{HPF}; therefore, adding an external capacitor lowers the corner frequency.

The following example illustrates the proper selection of the input coupling capacitors, minimum CLPF, and maximum CHPF when using th[e AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) in measurement mode for a 1 GHz input signal.

- 1. Choose the input coupling capacitors that have a 3 dB corner at least one decade below the input signal frequency. From Equation 8, $C > 10/(2 \times \pi \times RF_M \times 50) = 32$ pF minimum. According to this calculation, 32 pF is sufficient; however, the input coupling capacitors should be a much larger value, typically 0.1 µF. The offset compensation circuit, which is connected to CHPF, should be the true determinant of the system high-pass corner frequency and not the input coupling capacitors. With 0.1μ F coupling capacitors, signals as low as 32 kHz can couple to the input, which is well below the system high-pass frequency.
- 2. Choose CLPF to reduce instabilities due to VSET slew rate. See Equation 18, where $FRQ_{RFIN} = 1$ GHz, and this results in C_{LPF} > 20 pF. However, as previously mentioned, values below 390 pF are not recommended. For this reason, a 470 pF capacitor was chosen. In addition, if fast response times are not required, an even larger CLPF value than given here should be chosen.

3. Choose C_{HPF} to set a 3 dB corner to the offset compensation system. See Equation 19, where FHPPOLE is in this case 100 MHz, one decade below the desired signal. This results in a negative number and, obviously, a negative value is not practical. Because the high-pass corner frequency is already 1 MHz, this result simply illustrates that the appropriate solution is to use no external CHPF capacitor.

Note that per Equation 9

 $Freq_{LP} \approx 1.83 \times I_{TGT}/(C_{LPF})$

A CLPF of 470 pF results in a small signal low-pass corner frequency of approximately 144 kHz. This reflects the bandwidth of the measurement system, and how fast the user can expect changes on the output. It does not imply any limitations on the input RF carrier frequency.

Figure 48. Offset Compensation Circuit

CHOOSING A VALUE FOR CLPF

The Small [Signal Loop Response](#page-14-2) section and the [Offset](#page-19-1) [Compensation, Minimum CLPF, and Maximum CHPF](#page-19-1) [Capacitance Values](#page-19-1) section discussed how to choose the minimum value capacitance for CLPF based on a minimum capacitance of 390 pF, slew rate limitation, and frequency of operation. Using the minimum value for CLPF allows the quickest response time for pulsed type waveforms (such as WiMAX) but also allows the most residual ripple on the output caused by the pseudorandom modulation waveform. There is not a maximum for the capacitance that can be applied to the CLPF pin, and in most situations, a large enough capacitor can be added to remove the residual ripple caused by the modulation and yet allow a fast enough response to changes in input power.

[Figure 49](#page-21-0) shows how residual ripple, rise time, and fall time vary with filter capacitance when th[e AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) is driven by a single carrier CDMA2000 9CH SR1 signal at 2.14 GHz. The rise time and fall time is based on a signal that is pulsed between no signal and 10 dBm but is faster if the input power change is less.

AD8363 Data Sheet

Figure 49. Residual Ripple, Rise Time, and Fall Time vs. CLPF Capacitance, Single Carrier CDMA2000 9CH SR1 Signal at 2.14 GHz with 10 dBm Pulse

[Table 5](#page-21-1) shows the recommended values of CLPF for popular modulation schemes. For nonpulsed waveforms, increase CLPF until the residual output noise falls below 50 mV (\pm 0.5 dB). In each case, the capacitor can be increased to further reduce the noise. A 10% to 90% step response to an input step is also listed. Where the increased response time is unacceptably high, reduce CLPF, which increases the noise on the output. Due to the random nature of the output ripple, if it is sampled by an ADC, averaging in the digital domain further reduces the residual noise.

[Table 5](#page-21-1) gives C_{LPF} values to minimize noise while trying to keep a reasonable response time. For non-pulsed type waveforms, averaging is not required on the output. For pulsed waveforms, the smaller the noise, the less averaging is needed on the output.

System specifications determine the necessary rise time and fall time. For example, the suggested C_{LPF} value for WiMAX assumes that it is not necessary to measure the power in the preamble.

[Figure 50](#page-21-2) shows how the rise time cuts off the preamble. Note that the power in the preamble can be easily measured; however, the CLPF value would have to be reduced slightly, and the noise in the main signal would increase.

Figure 50[. AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) Output Response to a WiMAX 802.16, 64 QAM, 256 Subcarriers, 10 MHz Bandwidth Signal with CLPF = 0.027 µF

As shown in [Figure 49,](#page-21-0) the fall time for the [AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) increases faster than the rise time with an increase in C_{LPF} capacitance. Some pulse-type modulation standards require a fast fall time as well as a fast rise time, and in all cases, less output ripple is desired. Placing an RC filter on the output reduces the ripple, according to the frequency content of the ripple and the poles and zeros of the filter. Using an RC output filter also changes the rise and fall time vs. the output ripple response as compared to increasing the CLPF capacitance.

Table 5. Recommended CLPF Values for Various Modulation Schemes

[Figure 51 s](#page-22-3)hows the response for a 2.14 GHz pulsed signal, with C_{LPF} = 3900 pF. The residual ripple from a single carrier CDMA2000 9CH SR1 signal is 150 mV p-p. (The ripple is not shown i[n Figure 51.](#page-22-3) The ripple was measured separately.[\) Figure 52](#page-22-4) shows the response for a 2.14 GHz pulse signal with a CLPF of 390 pF and an output filter that consists of a series 75 Ω resistor (closest to the output) followed by a 0.15 μF capacitor to ground. The residual ripple for this configuration is also 150 mV p-p. Note that the rise time is faster and the fall time is slower when the larger CLPF is used to obtain a 150 mV p-p ripple.

Figure 51. Pulse Response with C_{LPF} = 3900 pF Resulting in a 150 mV p-p Ripple for a Single Carrier CDMA2000 9CH SR1 Signal at 2.14 GHz

Figure 52. Pulse Response with C_{LPF} = 390 pF and Series 75 Ω Resistor Followed by a 0.15 μF Capacitor to Ground, Resulting in a 150 mV p-p Ripple for a Single Carrier CDMA2000 9CH SR1 Signal at 2.14 GHz

RF PULSE RESPONSE AND VTGT

The response of th[e AD8363 t](http://www.analog.com/AD8363?doc=AD8363.pdf)o pulsed RF waveforms is affected by V_{TGT} . Referring to [Figure 21 a](#page-11-1)nd [Figure 22,](#page-11-2) there is a period of inactivity between the start of the RF waveform and the time at which V_{OUT} begins to show a reaction. This happens as a result of the implementation of the balancing of the squarer currents within the [AD8363.](http://www.analog.com/AD8363?doc=AD8363.pdf) This delay can be reduced by decreasing V_{TGT} ; however, as previously noted in th[e VTGT Interface](#page-17-0) section, this has implications on the sensitivity, intercept, and dynamic range. While the delay is reduced, reducing V_{TGT} increases the rise and fall time of V_{OUT}.

CONTROLLER MODE BASIC CONNECTIONS

In addition to being a measurement device, th[e AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) can also be configured to control rms signal levels, as shown in Figure 53.

The RF input to the device is configured as it was in measurement mode and either input can be used. A directional coupler taps off some of the power being generated by the VGA. If loss in the main signal path is not a concern, and there are no issues with reflected energy from the next stage in the signal chain, a power splitter can be used instead of a directional coupler. Some additional attenuation may be required to set the maximum input signal at the [AD8363 t](http://www.analog.com/AD8363?doc=AD8363.pdf)o be equal to the recommended maximum input level for optimum linearity and temperature stability at the frequency of operation.

The VSET and VOUT pins are no longer shorted together. VOUT now provides a bias or gain control voltage to the VGA. The gain control sense of the VGA must be negative and monotonic, that is, increasing voltage tends to decrease gain. However, the gain control transfer function of the device does not need to be well controlled or particularly linear. If the gain control sense of the VGA is positive, an inverting op amp circuit with a dc offset shift can be used between th[e AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) and the VGA to keep the gain control voltage in the 0.03 V to 4.8 V range.

VSET becomes the set-point input to the system. This can be driven by a DAC, as shown in Figure 53, if the output power is expected to vary, or it can simply be driven by a stable reference voltage, if constant output power is required. This DAC should have an output swing that covers the 0.15 V to 3.5 V range.

Figure 53. Controller Mode Operation for Automatic Power Control

When V_{SET} is set to a particular value, th[e AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) compares this value to the equivalent input power present at the RF input. If these two values do not match, V_{OUT} increases or decreases in an effort to balance the system. The dominant pole of the error amplifier/integrator circuit that drives Vour is set by the capacitance on the CLPF pin; some experimentation may be necessary to choose the right value for this capacitor.

In general, CLPF should be chosen to provide stable loop operation for the complete output power control range. If the slope (in dB/V) of the gain control transfer function of the VGA is not constant, CLPF must be chosen to guarantee a stable loop when the gain control slope is at its maximum. In addition, CLPF must provide adequate averaging to the internal low range squaring detector so that the rms computation is valid. Larger values of C_{LPF} tend to make the loop less responsive.

The relationship between V_{SET} and the RF input follows the measurement mode behavior of the device. For example, [Figure 4](#page-8-1) shows the measurement mode transfer function at 900 MHz and that an input power of −10 dBm yields an output voltage of approximately 2.5 V. Therefore, in controller mode, if V_{SET} is 2.5 V, th[e AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) output would go to whatever voltage is necessary to set th[e AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) input power to −10 dBm.

CONSTANT OUTPUT POWER OPERATION

In controller mode, th[e AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) can be used to hold the output power of a VGA stable over a broad temperature/input power range. This is useful in topologies where a transmit card is driving an HPA, or when connecting any two power sensitive modules together.

[Figure 54 s](#page-23-1)hows a schematic of a circuit setup that holds the output power to approximately −26 dBm at 2.14 GHz, when the input power is varied over a 40 dB dynamic range. [Figure 55 s](#page-23-2)hows the results. A portion of the output power is coupled off using a 10 dB directional coupler, and it is then fed into the [AD8363.](http://www.analog.com/AD8363?doc=AD8363.pdf) V_{SET} is fixed at 0.95 V, which forces t[o AD8363 o](http://www.analog.com/AD8363?doc=AD8363.pdf)utput voltage to control th[e ADL5330](http://www.analog.com/ADL5330?doc=AD8363.pdf) so that the input to the [AD8363 i](http://www.analog.com/AD8363?doc=AD8363.pdf)s approximately −36 dBm.

If the [AD8363 w](http://www.analog.com/AD8363?doc=AD8363.pdf)as in measurement mode and a −36 dBm input power is applied, the output voltage would be 0.95 V. A generalpurpose, rail-to-rail op amp [\(AD8062\)](http://www.analog.com/AD8062?doc=AD8363.pdf) is used to invert the slope of th[e AD8363 s](http://www.analog.com/AD8363?doc=AD8363.pdf)o that the gain of th[e ADL5330 d](http://www.analog.com/ADL5330?doc=AD8363.pdf)ecreases as the [AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) control voltage increases. The output power is controlled to a 10 dB higher power level than that seen by the [AD8363 d](http://www.analog.com/AD8363?doc=AD8363.pdf)ue to the coupler. The high-end power is limited by the linearity of the VGA [\(ADL5330\)](http://www.analog.com/ADL5330?doc=AD8363.pdf) with high attenuation and can be increased by using a higher linearity VGA.

The low end power is limited by the maximum gain of the VGA [\(ADL5330\)](http://www.analog.com/ADL5330?doc=AD8363.pdf) and can be increased by using a VGA with more gain. The temperature performance is directly related to the temperature performance of th[e AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) at 2.14 GHz and -26 dBm, using TCM1 = 0.52 V and TCM2 = 0.6 V. All other temperature variations are removed by th[e AD8363.](http://www.analog.com/AD8363?doc=AD8363.pdf)

Figure 55. Performance of the Circuit Shown i[n Figure 54](#page-23-1)

DESCRIPTION OF RF CHARACTERIZATION

The general hardware configuration used for most of th[e AD8363](http://www.analog.com/AD8363?doc=AD8363.pdf) characterization is shown i[n Figure 56.](#page-24-1) Th[e AD8363 w](http://www.analog.com/AD8363?doc=AD8363.pdf)as driven in a single-ended configuration for all characterization.

Characterization of th[e AD8363 e](http://www.analog.com/AD8363?doc=AD8363.pdf)mployed a multisite test strategy. Several [AD8363 d](http://www.analog.com/AD8363?doc=AD8363.pdf)evices mounted on circuit boards constructed with Rogers 3006 material was simultaneously inserted into a remotely-controlled thermal test chamber. A Keithley S46 RF switching network connected an Agilent E8251A signal source to the appropriate device under test. An Agilent 34980A switch matrix provided switching of dc power and metering for the test sites. A PC running Agilent VEE Pro controlled the signal source, switching, and chamber temperature. A voltmeter measured the subsequent response to the stimulus, and the results were stored in a database for later analysis. In this way, multipl[e AD8363 d](http://www.analog.com/AD8363?doc=AD8363.pdf)evices were characterized over amplitude, frequency, and temperature in a minimum amount of time.

The RF stimulus amplitude was calibrated up to the connector of the circuit board that carries th[e AD8363.](http://www.analog.com/AD8363?doc=AD8363.pdf) However, the calibration does not account for the slight losses due to the connector and the traces from the connector to the device under test. For this reason, there is a small absolute amplitude error (<0.5 dB) not accounted for in the characterization data.

This implies a slight error in the reported intercept; however, this is generally not important because the slope and the relative accuracy of th[e AD8363 a](http://www.analog.com/AD8363?doc=AD8363.pdf)re not affected.

The typical performance data was derived with $C_{LPF} = 3.9$ nF and $C_{HPF} = 2.7$ nF with a CW waveform.

Figure 56. General RF Characterization Configuration

EVALUATION AND CHARACTERIZATION CIRCUIT BOARD LAYOUTS

[Figure 57](#page-25-1) t[o Figure 61](#page-27-1) show the evaluation board for th[e AD8363.](http://www.analog.com/AD8363?doc=AD8363.pdf)

Figure 57. Evaluation Board Schematic

Table 6. Evaluation Board Configuration Options

OUTLINE DIMENSIONS

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

©2009–2015 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07368-0-3/15(B)

www.analog.com

Rev. B | Page 29 of 29

ООО "ЛайфЭлектроникс" "LifeElectronics" LLC

ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 30101810900000000703 БИК 044030703

 Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

 Мы предлагаем:

- *Конкурентоспособные цены и скидки постоянным клиентам.*
- *Специальные условия для постоянных клиентов.*
- *Подбор аналогов.*
- *Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.*
- *Приемлемые сроки поставки, возможна ускоренная поставка.*
- *Доставку товара в любую точку России и стран СНГ.*
- *Комплексную поставку.*
- *Работу по проектам и поставку образцов.*
- *Формирование склада под заказчика.*
- *Сертификаты соответствия на поставляемую продукцию (по желанию клиента).*
- *Тестирование поставляемой продукции.*
- *Поставку компонентов, требующих военную и космическую приемку.*
- *Входной контроль качества.*
- *Наличие сертификата ISO.*

 В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- *Регистрацию проекта у производителя компонентов.*
- *Техническую поддержку проекта.*
- *Защиту от снятия компонента с производства.*
- *Оценку стоимости проекта по компонентам.*
- *Изготовление тестовой платы монтаж и пусконаладочные работы.*

 Tел: +7 (812) 336 43 04 (многоканальный) Email: org@lifeelectronics.ru

www[.lifeelectronics.ru](http://lifeelectronics.ru/)