4 CML Output, Low Jitter Clock Generator with an Integrated 5.4 GHz VCO

Data Sheet **[AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf)**

FEATURES

Fully integrated, ultralow noise phase-locked loop (PLL)

NEXALOGES

- **4 differential, 2.7 GHz common-mode logic (CML) outputs 2 differential reference inputs with programmable internal**
- **termination options <232 fs rms absolute jitter (12 kHz to 20 MHz) with a nonideal reference and 8 kHz loop bandwidth**
- **<100 fs rms absolute jitter (12 kHz to 20 MHz) with an 80 kHz loop bandwidth and low jitter input reference clock**

Supports low loop bandwidths for jitter attenuation Manual switchover

Single 2.5 V typical supply voltage

48-lead, 7 mm × 7 mm LFCSP

APPLICATIONS

40 Gbps/100 Gbps optical transport network (OTN) line side clocking

Clocking of high speed analog-to-digital converters (ADCs) and digital-to-analog converters (DACs)

Data communications

GENERAL DESCRIPTION

Th[e AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) is a fully integrated PLL and distribution supporting, clock cleanup, and frequency translation device for 40 Gbps/ 100 Gbps OTN applications. The internal PLL can lock to one of two reference frequencies to generate four discrete output frequencies up to 2.7 GHz.

The [AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) features an internal 5.11 GHz to 5.4 GHz, ultralow noise voltage controlled oscillator (VCO). All four outputs are individually divided down from the internal VCO using two high speed VCO dividers (the Mx dividers) and four individual 8-bit channel dividers (the Dx dividers). The high speed VCO dividers offer fixed divisions of 2, 2.5, 3, and 3.5 for wide coverage of possible output frequencies. The [AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) is configurable for loop bandwidths <15 kHz to attenuate reference noise.

The [AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) is available in a 48-lead LFCSP and operates from a single 2.5 V typical supply voltage.

The [AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) operates over the extended industrial temperature range of −40°C to +85°C.

Rev. 0 [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD9530.pdf&product=AD9530&rev=0)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Data Sheet **AD9530** [User Scratchpad3 \(Register 0x0FF\)](#page-39-3) ..40 [Outline Dimensions..41](#page-40-0) Ordering Guide [...41](#page-40-1)

REVISION HISTORY

4/16—Revision 0: Initial Version

SPECIFICATIONS

Typical values are given for $V_{DD} = 2.5 V \pm 5\%, T_A = 25^{\circ}C$, unless otherwise noted. Minimum and maximum values are given over the full V_{DD} range and TA (−40°C to +85°C) variations listed in [Table 1.](#page-3-3)

SUPPLY VOLTAGE AND TEMPERATURE RANGE SPECIFICATIONS

Table 1.

¹ The is the maximum junction temperature for which device performance is guaranteed. Note that th[e Absolute Maximum Ratings](#page-11-0) section may have a higher maximum junction temperature, but device operation or performance is not guaranteed above the number that appears here. To calculate the junction temperature, see th[e Power Dissipation and Thermal Considerations](#page-25-0) section.

SUPPLY CURRENT SPECIFICATIONS

¹ Where x is either A or B.

POWER DISSIPATION SPECIFICATIONS

Table 3.

REFA/REFA AND REFB/REFB INPUT CHARACTERISTICS

Table 4.

Data Sheet **AD9530**

PLL CHARACTERISTICS

PLL DIGITAL LOCK DETECT SPECIFICATIONS

Table 6.

¹ For reliable operation of the digital lock detect, the period of the PFD frequency must be greater than the lock detector update interval (se[e Table 48\)](#page-36-3).

CLOCK OUTPUTS (INTERNAL TERMINATION DISABLED) SPECIFICATIONS

CLOCK OUTPUTS (INTERNAL TERMINATION ENABLED) SPECIFICATIONS

Output Differential Voltage, Magnitude $\begin{vmatrix} 815 & 1140 & 1480 \end{vmatrix}$ MV $\begin{vmatrix} \text{Voltage}}$ Voltage difference between the output pins; output driver is

Common-Mode Output Voltage $\begin{vmatrix} 1.61 & 1.92 & 2.22 \end{vmatrix}$ V Measured with output driver static

static; in normal operation, the peak-to-peak amplitude is approximately 2× this value if measured with a differential probe

Data Sheet **AD9530**

CLOCK OUTPUT ABSOLUTE TIME JITTER (LOW LOOP BANDWIDTH) SPECIFICATIONS

Table 9.

CLOCK OUTPUT ABSOLUTE TIME JITTER (HIGH LOOP BANDWIDTH) SPECIFICATIONS

Table 10.

RESET AND REF_SEL PINS SPECIFICATIONS

LD PIN SPECIFICATIONS

Table 12.

SERIAL CONTROL PORT SPECIFICATIONS

Table 13.

Data Sheet **AD9530**

ABSOLUTE MAXIMUM RATINGS

Table 14.

 1 Se[e Table 15](#page-11-3) for θ_{JA}.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Table 15. Thermal Resistance (Simulated)

¹ Per JEDEC 51-7, plus JEDEC 51-5 2S2P test board.

² Per JEDEC JESD51-2 (still air) or JEDEC JESD51-6 (moving air).

³ Per MIL-Std 883, Method 1012.1.

⁴ N/A means not applicable.

⁵ Per JEDEC JESD51-8 (still air).

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 2. Pin Configuration

14044-003

4044-003

Table 16. Pin Function Descriptions

 $\overline{}$

O means output, N/A means not applicable, P means power, I means input, GND means ground, and I/O means input/output.

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 3. CML Output Waveform (Differential) at 101 MHz, Internal Termination Disabled

Figure 4. CML Output Waveform (Differential) at 101 MHz, Internal Termination Enabled

Figure 5. CML Output Waveform (Differential) at 2650 MHz, Internal Termination Disabled

Figure 6. CML Output Waveform (Differential) at 2650 MHz, Internal Termination Enabled

Figure 7. Differential Voltage Amplitude vs. Output Frequency, Internal Termination Enabled

Figure 8. Differential Voltage Amplitude vs. Output Frequency, Internal Termination Disabled

Figure 10. Phase Noise, $f_{OUT} = 2.1$ GHz, Loop Bandwidth = 8 kHz

Figure 11. Phase Noise, $f_{\text{OUT}} = 2.05$ GHz, Loop Bandwidth = 8 kHz

Figure 12. Phase Noise, $f_{OUT} = 1.768$ GHz, Loop Bandwidth = 8 kHz

Figure 14. Phase Noise, $f_{IN} = 860$ MHz, $f_{OUT} = 2.58$ GHz, Loop Bandwidth = 80 kHz, I_{CP} = 2.4 mA, High Performance Mode

TERMINOLOGY

Phase Jitter

An ideal sine wave can be thought of as having a continuous and even progression of phase with time from 0° to 360° for each cycle. Actual signals, however, display a certain amount of variation from ideal phase progression over time, and this phenomenon is called phase jitter. Although many factors can contribute to phase jitter, one major factor is random noise, which is characterized statistically as being Gaussian (normal) in distribution.

Phase jitter leads to a spreading out of the energy of the sine wave in the frequency domain, producing a continuous power spectrum. This power spectrum is usually reported as a series of values whose units are dBc/Hz at a given offset in frequency from the sine wave (carrier). The value is a ratio (expressed in decibels) of the power contained within a 1 Hz bandwidth with respect to the power at the carrier frequency. For each measurement, the offset from the carrier frequency is also given.

Absolute Phase Noise

It is meaningful to integrate the total power contained within some interval of offset frequencies (for example, 10 kHz to 10 MHz). This is called the integrated phase noise over that frequency offset interval; it is related to the time jitter due to the phase noise within that offset frequency interval.

Phase noise has a detrimental effect on the performance of ADCs, DACs, and RF mixers. It lowers the achievable dynamic range of the converters and mixers, although they are affected in somewhat different ways. Absolute phase noise is the actual measured noise from th[e AD9530,](http://www.analog.com/AD9530?doc=AD9530.pdf) and includes the input reference and power supply noise.

Time Jitter

Phase noise is a frequency domain phenomenon. In the time domain, the same effect is exhibited as time jitter. When observing a sine wave, the time of successive zero crossings varies. In a square wave, the time jitter is a displacement of the edges from their ideal (regular) times of occurrence. In both cases, the variations in timing from the ideal are the time jitter. Because these variations are random in nature, the time jitter is specified in seconds root mean square (rms) or 1 sigma of the Gaussian distribution.

Time jitter that occurs on a sampling clock for a DAC or an ADC decreases the signal-to-noise ratio (SNR) and dynamic range of the converter. A sampling clock with the lowest possible jitter provides the highest performance from a given converter.

Additive Phase Noise

Additive phase noise is the amount of phase noise that can be attributed to the device or subsystem being measured. The phase noise of any external oscillators or clock sources is subtracted, making it possible to predict the degree to which the device impacts the total system phase noise when used in conjunction with the various oscillators and clock sources, each of which contributes its own phase noise to the total. In many cases, the phase noise of one element dominates the system phase noise. When there are multiple contributors to phase noise, the total is the square root of the sum of squares of the individual contributors.

Additive Time Jitter

Additive time jitter is the amount of time jitter that can be attributed to the device or subsystem being measured. The time jitter of any external oscillators or clock sources is not a part of this jitter number. This makes it possible to predict the degree to which the device impacts the total system time jitter when used in conjunction with the various oscillators and clock sources, each of which contributes its own time jitter to the total. In many cases, the time jitter of the external oscillators and clock sources dominates the system time jitter.

THEORY OF OPERATION

DETAILED FUNCTIONAL BLOCK DIAGRAM

Figure 15. Detailed Functional Block Diagram

OVERVIEW

Th[e AD9530 i](http://www.analog.com/AD9530?doc=AD9530.pdf)s a fully integrated, integer-N PLL with an ultralow noise, internal 5.11 GHz to 5.4 GHz RTWO capable of generating <232 fs rms, (12 kHz to 20 MHz) jitter clocking signals with a nonideal reference. Th[e AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) is tailored for 40 Gbps and 100 Gbps OTN applications with stringent converter and ASIC clocking specifications.

The [AD9530 i](http://www.analog.com/AD9530?doc=AD9530.pdf)ncludes an on-chip PLL, an internal RTWO, and four output channels with integrated dividers and CML drivers. The PLL contains a partially internal active loop filter, which requires a small number of external components to obtain loop bandwidths lower than 15 kHz for reference phase noise attenuation.

The four outputs of the [AD9530 f](http://www.analog.com/AD9530?doc=AD9530.pdf)eature individual dividers to generate four separate frequencies up to 2.7 GHz.

CONFIGURATION OF THE PLL

Configuration of the PLL is accomplished by programming the various settings for the R divider, N divider, M3 divider, charge pump current, and a calibration of the RTWO. The combination of these settings and the loop filter determine the PLL loop bandwidth and stability.

Successful PLL operation and satisfactory PLL loop performance are highly dependent on proper configuration of the internal PLL settings and loop filter[. ADIsimCLK](http://www.analog.com/ADIsimCLK?doc=AD9530.pdf)*™* is a free program that helps the design and exploration of the capabilities and features of the [AD9530,](http://www.analog.com/AD9530?doc=AD9530.pdf) including the design of the PLL loop filter.

Phase Frequency Detector (PFD)

The PFD takes inputs from the R divider output and the feedback divider path to produce an output proportional to the phase and frequency difference between them. The PFD includes an adjustable delay element that controls the width of the antibacklash pulse. This pulse ensures that there is no dead zone in the PFD transfer function and minimizes phase noise and reference spurs.

The maximum allowable input frequency into the PFD is specified in the PFD parameter i[n Table 5.](#page-6-3)

Charge Pump (CP)

The CP is controlled by the PFD. The PFD monitors the phase and frequency relationship between its two inputs and causes the CP to pump up or pump down to charge or discharge, respectively, the integrating node, which is part of the loop filter. The integrated and filtered CP current is transformed into a voltage that drives the tuning node of the RTWO to move the RTWO frequency up or down. The CP current is programmable in 52 steps, where each step corresponds to a current increase of 50 μA. Calculate the CP current (I_{CP}) by

 $I_{CP}(\mu A) = 50 \times (1 + x)$

where *x* is the value written to Register 0x025, Bits[5:0].

PLL Active Loop Filter

The [AD9530 a](http://www.analog.com/AD9530?doc=AD9530.pdf)ctive loop filter consists of an internal op amp, internal passive components, and external passive components. Proper loop filter configuration is application dependent. An example of a second-order loop filter is shown i[n Figure 16.](#page-18-0)

Figure 16. External Second-Order Loop Filer Configuration

C1, C2, CA_OFFCHIP, and R2 are external components required for proper loop filter operation. All internal loop filter components (R_{MAIN} , R_{A_ONCHIP} , C_{MAIN}) are fixed with the exception of C_{IN} , which has available settings of 5 pF to 192.5 pF by programming Register 0x027, Bits[5:2]. This capacitance setting alters the bandwidth of the loop filter op amp. C_{IN} is composed of a fixed 5 pF capacitor and a bank of 15 selectable 12.5 pF capacitors. Calculate the C_{IN} value by

CIN = 5 pF + 12.5 pF × *Register 0x027, Bits[5:2]*

Note that R_{MAIN} and C_{MAIN} in [Figure 16 f](#page-18-0)orm a pole at approximately 2 MHz.

[Table 17](#page-18-1) shows the typical loop filter component values and CP settings for an 8 kHz loop bandwidth.

The maximum allowable capacitance value for the external loop filter design is shown i[n Table 5.](#page-6-3) Exceeding this value may cause various functions of the [AD9530 t](http://www.analog.com/AD9530?doc=AD9530.pdf)o become unstable.

Use th[e ADIsimCLK d](http://www.analog.com/adisimclk?doc=AD9530.pdf)esign tool to design and simulate loop filters with varying bandwidths.

PLL Reference Inputs

The [AD9530 f](http://www.analog.com/AD9530?doc=AD9530.pdf)eatures two fully differential PLL reference inputs that are routed through a 2:1 mux to a common R divider. The differential reference input receiver has four internal termination/ biasing options to accommodate many input logic types. A functional diagram of the reference input receiver is shown in [Figure 17.](#page-18-2) [Table 18 d](#page-18-3)etails the four possible reference input termination and common-mode settings achievable by writing to Register 0x012, Bits[3:2] and Register 0x013, Bits[3:2]. The input frequency specifications for the reference inputs are listed in [Table 4.](#page-5-1)

Figure 17. Reference Input Receiver Functional Diagram

Each REFx/REFx receiver can be disabled by setting the associated reference enable bit to 0.

RTWO

The internal RTWO tunes from 5.11 GHz to 5.4 GHz and is powered by the VDD supply pins (Pin 20 to Pin 23). The RTWO has two modes: high performance mode and low power mode. These modes are set by Register 0x01C, Bit 0. These modes enable optimization between the phase noise performance and power consumption. See th[e Power Supply Recommendations](#page-26-1) section for a recommended power supply configuration for Pin 20 to Pin 23.

Table 18. Possible Reference Input Termination Settings

RTWO Calibration

The RTWO calibration function selects the appropriate RTWO frequency band for a given configuration. A calibration is performed by toggling Register 0x001, Bit 2 from 0 to 1. The command sequence to issue a VCO calibration is as follows:

- 1. Write the desire[d AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) configuration, including the divider and output driver settings.
- 2. Set Register 0x001, Bit $2 = 0$ (CALIBRATE VCO bit). Note that this is a self clearing bit.

A calibration is required after initial power-up, after subsequent resets, and after any changes to the input reference frequency or the divide settings that affect the RTWO operating frequency. A 2 sec wait timer is activated at power-up to gate the first calibration. This wait time is not enforced for subsequent calibrations after power-on. See the [CML Output Drivers](#page-20-0) section for more details. The PLL reference must be active and stable and the PLL must be configured to a valid operational state prior to issuing a calibration. After a calibration, all of the internal dividers are synchronized automatically to ensure proper phase alignment of the PLL and distribution.

Reference Switchover

The [AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) supports two separate differential reference inputs. Manual switchover is performed between these inputs by either writing to Register 0x011, Bit 2 and Bit 1, or by using the REF_SEL pin. Register 0x011, Bit 2 sets whether the REF_SEL pin or the reference select register controls the reference input mux. Default operation ignores the REF_SEL pin setting and uses the value of Register 0x011, Bit 1.

Dividers (R, Mx, N, and Dx)

The [AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) contains multiple dividers that configure the PLL for a given frequency plan. Each divider has an associated reset bit that is self clearing. Resetting a divider is required every time the divide value of that driver is changed. Issuing a reset of a single divider does not clear the current divide value.

Reference Divider (R Divider)

The reference inputs are routed through a 2:1 mux into a common 8-bit R divider. R can be set to any value from 1 to 255 (Register 0x010, Bits[7:0]). Setting Register 0x010 = 0x0A is equivalent to an R divider setting of 10.

The frequency out of the R divider must not exceed the maximum allowable frequency of the PFD listed i[n Table 5.](#page-6-3)

The R divider has its own reset located in Register 0x011. This reset bit is self clearing.

M3 and N Feedback Dividers

The total feedback division from the RTWO to the PFD is the product of the M3 and N dividers. The N divider (Register 0x023, Bits[7:0]) functions identically to the R divider described in the [Reference Divider \(R Divider\)](#page-19-0) section. The M3 divider (Register 0x022, Bits[3:2]) is limited to fixed divide values of 2, 2.5, 3, and 3.5 and acts as a prescaler to the N divider. The M3

and N dividers have individual resets located at Register 0x022, Bit 0, and Register 0x024, Bit 0, respectively.

M1 and M2 Dividers (M1 and M2)

The M1 and M2 dividers (Register 0x020, Bits[4:3] and Register 0x021, Bits[4:3], respectively) have fixed divide values of 2, 2.5, 3, and 3.5.

The M1 and M2 dividers provide frequency division between the RTWO output and the clock distribution channel dividers (Dx).

The M1 and M2 dividers have individual resets located at Register 0x020, Bit 0, and Register 0x021, Bit 0, respectively.

Channel Dividers (Dx)

The [AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) has four 8-bit channel dividers (Dx) which are identical to the R and N dividers. Dx can be set to any value from 1 to 255. Setting the divide value for D1 through D4 is accomplished by writing Register 0x014, Register 0x016, Register 0x018, and Register 0x01A, respectively. The D1 through D4 reset bits that reset D1 through D4 are located in Bit 0 of Register 0x015, Register 0x017, Register 0x019, and Register 0x01B, respectively. A setting of 0 disables the divider.

Dividers Sync

Use a sync to phase align all of th[e AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) internal dividers to a common point in time. A global sync of all dividers is performed after a VCO calibration. To perform a VCO calibration, write a 1 to Bit 2 of Register 0x001. A VCO calibration must be performed after power up, as well as any time a different VCO frequency is selected.

To sync all of the dividers after programming them, without the VCO frequency, write a 1 to Bit 1 of Register 0x001.

Lock Detector

The [AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) features a frequency lock detect signal that corresponds to whether the PLL reference and feedback edges are within a certain frequency of one another. The exact frequency lock threshold to indicate a PLL lock is user programmable in Register 0x01D, Bits[3:1]. The three register bits allow the frequency lock threshold to span ±20 ppb to ±300 ppm.

If the frequency error between the reference and feedback edges is lower than the specified lock threshold, the LD pin goes high and the PLL_LOCKED bit = 1. The LD pin and the PLL_LOCKED bit go low when the error between the reference and feedback edges is greater than the frequency lock threshold.

The lock detector also outputs an 11-bit word located in Register 0x01E, Bits[7:0] and Register 0x01F, Bits[1:0]. Bit 10 through Bit 0 contain a binary value representative of the measured frequency lock error, and Bit 11 indicates whether the 10-bit value is expressed in ppm (parts per million) or ppb (parts per billion). Note that this 11th bit is found in Register 0x01F, Bit 3.

CML Output Drivers

Th[e AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) has four CML output drivers that are operable up to 2.7 GHz. Each output driver must be externally terminated as shown in the [Input/Output Termination Recommendations](#page-21-0) section. The output voltage swing, internal termination, and power-down of each CML driver are configurable by writing to the appropriate registers. An initial calibration of the internal termination and voltage swing is performed after a POR event. This calibration requires that OUT1 is terminated, regardless of whether the driver is needed in a specific design. A functional diagram of the output driver is shown in [Figure 18.](#page-20-2)

Figure 18. CML Output Simplified Equivalent Circuit

The CML differential voltage (V_{OD}) is selectable from 0.8 V to 1.1 V via Bits[5:4] of Register 0x015, Register 0x017, Register 0x019, and Register 0x01B.

The [AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) has optional internal termination for cases where transmission line impedance mismatch between the CML output and the receiver causes increased reflections at high output frequencies. These terminations improve impedance match traces at high frequency at the expense of drawing twice as much current as the default operating condition.

For Register 0x015 (for OUT1), Register 0x017 (for OUT2), Register 0x019 (for OUT3), and Register 0x01B (for OUT4), setting the OUTx_TERM_EN (Bit 3) = 1 enables the on-chip termination and is configurable for each driver.

Each CML output can be enabled as needed by altering the appropriate OUTx_ENABLE bit.

RESET MODES

The [AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) has a POR and several other ways to apply a reset condition to the chip.

Power-On Reset (POR)

During chip power-up, a POR pulse is issued when VDD reaches ~2 V and restores the chip to the default on-chip setting. At this point, a 2 sec counter is started to allow all the user device settings to load and the RTWO to stabilize. After

the 2 sec counter finishes, the user can issue a VCO calibration and outputs begin toggling ~500 ns later.

2 sec Wait Timer

The 2 sec wait timer ensures that all internal supplies are stable before allowing the user to issue a VCO calibration. This timer only starts after a POR. The user may program all the necessary registers during this time, including the VCO calibration bit. After the timer times out and a reference input is applied, the calibration issues, allowing the PLL to lock and the outputs to toggle. The maximum internal wait time is shown i[n Table 5.](#page-6-3)

Hardware Reset via the RESET Pin

Driving the RESET pin to a Logic 0 and then back to a Logic 1 restores the chip to the on-chip default register settings.

Soft Reset via the Serial Port

The serial port control register allows a soft reset by setting Register 0x000, Bit 7 and Bit 1. When these bits are set, the chip restores to the on-chip default settings, except for Register 0x000 and Register 0x001. Register 0x000 and Register 0x001 retain the values prior to reset, except for the self clearing bits. However, the self clearing operation does not complete until an additional serial port SCLK cycle occurs; the [AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) is held in reset until this additional SCLK cycle.

Individual Divider Reset via the Serial Port

Every divider in the [AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) has the ability to reset individually by using the appropriate reset bit. This reset does not clear the value written in the specific divider register but restarts the divider count to 0, which results in a phase adjustment. See the associated divider section or the register map for the location of these bits.

POWER-DOWN MODES

Sleep Mode via the Serial Port

Place the [AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) in sleep mode by writing Register 0x002, $Bits[1:0] = 11$. This mode powers down the following blocks:

- All OUTx drivers
- All REFx inputs
- All Mx dividers
- RTWO power set to minimum
- CP current set to minimum
- PFD
- Loop filter op amp

Individual Clock Input and Output Power-Down

Power down any of the reference inputs or clock distribution outputs by individually writing to the appropriate registers. The register map details the individual power-down settings for each input and output.

INPUT/OUTPUT TERMINATION RECOMMENDATIONS

[Figure 19 t](#page-21-1)hroug[h Figure 24 i](#page-21-2)llustrate the recommended input and output connections for connecting th[e AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) to other devices.

Figure 19. CML AC-Coupled Output Driver (External Termination Required When Using the Internal Termination Option)

Figure 20. CML DC-Coupled Output Driver (External Termination Required When Using the Internal Termination Option)

Figure 21. REFx Input Termination Recommendation for LVDS Drivers

Figure 22. REFx Input Termination Recommendation for High Speed Transceiver Logic (HSTL) Drivers

Figure 23. REFx Input Termination Recommendation for 3.3V LVPECL Drivers

Figure 24. REFx Input Termination Recommendation for 2.5V CML Drivers

SERIAL CONTROL PORT

The [AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) serial control port is a flexible, synchronous serial communications port that provides a convenient interface to many industry-standard microcontrollers and microprocessors. The serial control port allows read/write access to the [AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) register map.

Th[e AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) uses the Analog Devices, Inc., unified SPI protocol. The unified SPI protocol guarantees that all new Analog Devices products using the unified protocol have consistent serial port characteristics. The SPI port configuration is programmable via Register 0x0000. This register is a part of the SPI control logic rather than in the register map.

SPI SERIAL PORT OPERATION

Pin Descriptions

The SCLK (serial clock) pin serves as the serial shift clock. This pin is an input. SCLK synchronizes serial control port read and write operations. The rising edge SCLK registers write data bits, and the falling edge registers read data bits. The SCLK pin supports a maximum clock rate of 40 MHz.

The SPI port supports both 3-wire (bidirectional) and 4-wire (unidirectional) hardware configurations and both MSB-first and LSB-first data formats. Both the hardware configuration and data format features are programmable. The 3-wire mode uses the SDIO (serial data input/output) pin for transferring data in both directions. The 4-wire mode uses the SDIO pin for transferring data to the [AD9530,](http://www.analog.com/AD9530?doc=AD9530.pdf) and the SDO pin for transferring data from the [AD9530.](http://www.analog.com/AD9530?doc=AD9530.pdf)

The CS (chip select) pin is an active low control that gates read and write operations. Assertion (active low) of the $\overline{\text{CS}}$ pin initiates a write or read operation to th[eAD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) SPI port. Any number of data bytes can be transferred in a continuous stream. The register address is automatically incremented or decremented based on the setting of the address ascension bit (Register 0x0000). CS must be deasserted at the end of the last byte transferred, thereby ending the stream mode. This pin is internally connected to a 10 k Ω pullup resistor. When \overline{CS} is high, the SDIO and SDO pins go into a high impedance state.

Implementation Specific Details

A detailed description of the unified SPI protocol can be found at [www.analog.com/ADISPI,](http://www.analog.com/adispi?doc=AD9530.pdf) which covers items such as timing, command format, and addressing.

The following product specific items are defined in the unified SPI protocol:

- Analog Devices unified SPI protocol Revision: 1.0.
- Chip type: 0x05 (0x05 indicates a clock chip).
- Product ID: 10011b (in this case) uniquely identifies the device as [AD9530.](http://www.analog.com/AD9530?doc=AD9530.pdf) No other Analog Devices clock IC supporting unified SPI has this identifier.
- Physical layer: 3-wire and 4-wire supported and 2.5 V operation supported.
- Optional single-byte instruction mode: not supported.
- Data link: not used.
- Control: not used.

Communication Cycle—Instruction Plus Data

The unified SPI protocol consists of a two part communication cycle. The first part is a 16-bit instruction word that is coincident with the first 16 SCLK rising edges and a payload. The instruction word provides th[e AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) serial control port with information regarding the payload. The instruction word includes the R/W bit that indicates the direction of the payload transfer (that is, a read or write operation). The instruction word also indicates the starting register address of the first payload byte.

Write

If the instruction word indicates a write operation, the payload is written into the serial control port buffer of th[e AD9530.](http://www.analog.com/AD9530?doc=AD9530.pdf) Data bits are registered on the rising edge of SCLK. Generally, it does not matter what data is written to blank registers; however, it is customary to use 0s. Note that there may be reserved registers with default values not equal to 0x00; however, every effort was made to avoid this.

Most of the serial port registers are buffered (see the Buffered/ Active Registers section for details on the difference between buffered and active registers). Therefore, data written into buffered registers does not take effect immediately. An additional operation is needed to transfer buffered serial control port contents to the registers that actually control the device. This transfer is accomplished with an IO_UPDATE operation, which is performed in one of two ways. One method is to write a Logic 1 to Register 0x00F, Bit 0 (this bit is an autoclearing bit). The user can change as many register bits as desired before executing an IO_UPDATE command. The IO_UPDATE operation transfers the buffer register contents to their active register counterparts.

Read

If the instruction word indicates a read operation, the next $N \times 8$ SCLK cycles clock out the data starting from the address specified in the instruction word. N is the number of data bytes read. The readback data is driven to the pin on the falling edge and must be latched on the rising edge of SCLK. Blank registers are not skipped over during readback.

A readback operation takes data from either the serial control port buffer registers or the active registers, as determined by Register 0x001, Bit 5.

SPI Instruction Word (16 Bits)

The MSB of the 16-bit instruction word is R/\overline{W} , which indicates whether the instruction is a read or a write. The next 15 bits are the register address (A14 to A0), which indicates the starting register address of the read/write operation (se[e Table 20\)](#page-23-1). Note that, because there are no registers that require more than 13 address bits, A14 and A13 are ignored and treated as zeros.

SPI MSB/LSB First Transfers

The [AD9530 i](http://www.analog.com/AD9530?doc=AD9530.pdf)nstruction word and payload can be MSB first or LSB first. The default for th[e AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) is MSB first. The LSB first mode can be set by writing a 1 to Register 0x000, Bit 6 and Bit 1. Immediately after the LSB first bit is set, subsequent serial control port operations are LSB first.

Address Ascension

If the address ascension bit (Register 0x000, Bit 5 and Bit 2) = 0, the serial control port register address decrements from the specified starting address toward Address 0x0000.

If the address ascension bit (Register 0x0000, Bit 5 and Bit 2) = 1, the serial control port register address increments from the starting address toward Address 0x0FF. Reserved addresses are not skipped during multibyte input/output operations; therefore, write the default value to a reserved register and 0s to unmapped registers. Note that it is more efficient to issue a new write command than to write the default value to more than two consecutive reserved (or unmapped) registers.

Table 19. Streaming Mode (No Addresses Skipped)

Table 20. Serial Control Port, 16-Bit Instruction Word

Figure 27. Timing Diagram for Serial Control Port Write—MSB First

14044-030

14044-030

CS SCLK DON'T CARE DON'T CARE

SDIO DONT CARE A 40 | A1 | A2 | A3 | A4 | A5 | A6 | A7 | A8 | A9 | A10 | A11 | A12 | A13| A14| R/W | D0 | D1 | D2 | D5 | D6 | D7 | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D0NT CARE

POWER DISSIPATION AND THERMAL CONSIDERATIONS

The [AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) is a multifunctional, high speed device that targets a wide variety of clock applications. The numerous innovative features contained in the device each consume incremental power. If all outputs are enabled in the maximum frequency and mode that have the highest power, the safe thermal operating conditions of the device may be exceeded. Careful analysis and consideration of power dissipation and thermal management are critical elements in the successful application of the [AD9530.](http://www.analog.com/AD9530?doc=AD9530.pdf)

The [AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) is specified to operate within the industrial temperature range of –40°C to +85°C. This specification is conditional, such that the absolute maximum junction temperature is not exceeded (as specified in [Table 14\)](#page-11-4). At high operating temperatures, extreme care must be taken when operating the device to avoid exceeding the junction temperature and potentially damaging the device.

Many variables contribute to the operating junction temperature within the device, including

- Selected driver mode of operation
- Output clock speed
- Supply voltage
- Ambient temperature

The combination of these variables determines the junction temperature within th[e AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) for a given set of operating conditions.

The $AD9530$ is specified for an ambient temperature (T_A) . To ensure that T_A is not exceeded, use an airflow source.

Use the following equation to determine the junction temperature on the application PCB:

 $T_J = T_{CASE} + (\Psi_{JT} \times PD)$

where:

 T_J is the junction temperature ($\rm ^{o}C$).

TCASE is the case temperature (°C) measured at the top center of the package.

ΨJT is the value fro[m Table 14.](#page-11-4)

PD is the power dissipation of the [AD9530.](http://www.analog.com/AD9530?doc=AD9530.pdf)

Values of θ_{JA} are provided for package comparison and PCB design considerations. θ_{JA} can be used for a first-order approximation of T_J by the equation

 $T_J = T_A + (\theta_J_A \times PD)$

where T_A is the ambient temperature ($\rm ^{o}C$).

Values of θ_{JC} are provided for package comparison and PCB design considerations when an external heat sink is required.

Values of Ψ_{JB} are provided for package comparison and PCB design considerations.

CLOCK SPEED AND DRIVER MODE

Clock speed directly and linearly influences the total power dissipation of the device and, therefore, the junction temperature. [Table 3](#page-4-1) lists the currents required by the driver for a single output frequency. If using the current vs. frequency graphs provided in th[e Typical Performance Characteristics](#page-14-0) section, subtract the power into the load using the following equation:

PLOAD = (*Differential Output Voltage Swing*² /50 Ω)

EVALUATION OF OPERATING CONDITIONS

The first step in evaluating the operating conditions is to determine th[e AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) maximum power consumption for the user configuration by referring to the values i[n Table 2.](#page-3-4) The maximum PD excludes power dissipated in the load resistors of the drivers because such power is external to the device. Use the current dissipation specifications listed i[n Table 2,](#page-3-4) as well as the power dissipation numbers in Table 3 to calculate the total power dissipated for the desired configuration.

The second step in evaluating the operating conditions is to multiply the power dissipated by the thermal impedance to determine the maximum power gradient. For this example, a thermal impedance of $\theta_{JA} = 21.1$ °C/W is used.

Example 1

Example 1 is as follows:

 $(1358 \text{ mW} \times 21.1 \text{°C/W}) = 29 \text{°C}$

With an ambient temperature of 85°C, the junction temperature is

 $T_I = 85$ °C + 29°C = 114°C

This junction temperature is below the maximum allowable temperature.

Example 2

Example 2 is as follows:

 $(1630 \text{ mW} \times 21.1 \text{°C/W}) = 34 \text{°C}$

With an ambient temperature of 85°C, the junction temperature is

 $T_I = 85^{\circ}\text{C} + 34^{\circ}\text{C} = 119^{\circ}\text{C}$

This junction temperature is greater than the maximum allowable temperature. The ambient temperature must be lowered by 4°C to operate in the condition of Example 2.

THERMALLY ENHANCED PACKAGE MOUNTING GUIDELINES

See the [AN-772 Application Note,](http://www.analog.com/AN-772?doc=AD9530.pdf) *A Design and Manufacturing Guide for the Lead Frame Chip Scale Package (LFCSP)*, for more information about mounting devices with an exposed pad.

APPLICATIONS INFORMATION **POWER SUPPLY RECOMMENDATIONS**

Th[e AD9530 o](http://www.analog.com/AD9530?doc=AD9530.pdf)nly requires 2.5 V for operation, but proper isolation between power domains is beneficial for performance[. Figure 31](#page-26-3) shows the recommended Analog Devices power solutions for the best possible performance of the [AD9530.](http://www.analog.com/AD9530?doc=AD9530.pdf) These devices are also featured on the evaluation board.

Figure 31. Power Supply Recommendation

USING TH[E AD9530](http://www.analog.com/AD9530?doc=AD9530.pdf) OUTPUTS FOR ADC CLOCK APPLICATIONS

Any high speed ADC is extremely sensitive to the quality of the sampling clock of the [AD9530.](http://www.analog.com/AD9530?doc=AD9530.pdf) An ADC can be thought of as a sampling mixer, and any noise, distortion, or time jitter on the clock is combined with the desired signal at the analog-to-digital output. Clock integrity requirements scale with the analog input frequency and resolution, with higher analog input frequency applications at ≥14-bit resolution being the most stringent. The theoretical SNR of an ADC is limited by the ADC resolution and the jitter on the sampling clock. Considering an ideal ADC of infinite resolution, where the step size and quantization error can be ignored, the available SNR can be expressed approximately by

$$
SNR(\text{dB}) = 20 \log \left(\frac{1}{2 \pi f_A t_J} \right)
$$

where:

fA is the highest analog frequency being digitized. t_I is the rms jitter on the sampling clock.

110 18 SNR = 20log ¹ 100 2πfAtJ 16 90 ^t^J ⁼ 100fs 14 80 ^t^J ⁼ 200fs SNR (dB) ^t^J ⁼ 400fs ENOB 12 70 $h_{\rm s}$ **60 ^t^J ⁼ 2ps 10 50 8 ^t^J ⁼ 10ps 40 6 30** 4044-033 14044-033 **10 100 1k** f_A (MHz)

Figure 32. SNR and ENOB vs. Analog Input Frequency (fA)

For more information, see th[e AN-756 Application Note,](http://www.analog.com/AN-756?doc=AD9530.pdf) *Sampled Systems and the Effects of Clock Phase Noise and Jitter*, and th[e AN-501 Application Note,](http://www.analog.com/AN-501?doc=AD9530.pdf) *Aperture Uncertainty and ADC System Performance.*

Many high performance ADCs feature differential clock inputs to simplify the task of providing the required low jitter clock on a noisy PCB. Distributing a single-ended clock on a noisy PCB can result in coupled noise on the sampling clock. Differential distribution has inherent common-mode rejection that can provide superior clock performance in a noisy environment. The differential CML outputs of the [AD9530 e](http://www.analog.com/AD9530?doc=AD9530.pdf)nable clock solutions that maximize converter SNR performance.

Consider the input requirements of the ADC (differential or singleended, logic level termination) when selecting the best clocking/ converter solution.

[Figure 32 s](#page-26-4)hows the required sampling clock jitter as a function of the analog frequency and effective number of bits (ENOB).

14044-015

TYPICAL APPLICATION BLOCK DIAGRAM

CONTROL REGISTERS **CONTROL REGISTER MAP OVERVIEW**

Register addresses that are not listed i[n Table 22](#page-28-2) are not used and writing to those registers has no effect. Registers that are marked as reserved must never have their values changed.

Table 22. Control Register Map

When writing to registers with bits that are marked reserved, take care to always write the default value for the reserved bits.

Unused and reserved registers are in the control register map but are not in the control register description tables.

CONTROL REGISTER MAP DESCRIPTIONS

[Table 23 t](#page-30-2)hroug[h Table 61 p](#page-39-4)rovide detailed descriptions for each of the control register functions. The registers are listed by hexadecimal address. Bit fields noted as live indicate that the register write takes effect immediately. Bit fields that are not noted as live only take effect after an IO_UPDATE is issued by writing 0x01 to Register 0x00F.

SPI CONFIGURATION (REGISTER 0x000 AND REGISTER 0x001)

Table 23. Bit Descriptions for SPI_CONFIGA (Default: 0x00)

Table 24. Bit Descriptions for SPI_CONFIGB (Default: 0x00)

STATUS (REGISTER 0x002)

Table 25. Bit Descriptions for STATUS (Default: Varies[1](#page-35-4))

¹ The default value reads 0xF0 under normal operation if the PLL is locked.

CHIP TYPE (REGISTER 0x003)

Table 26. Bit Descriptions for CHIP_TYPE (Default: 0x05)

PRODUCT ID (REGISTER 0x004 AND REGISTER 0x005)

Table 27. Bit Descriptions for PRODUCT_ID[3:0] (Default: 0x3F)

Table 28. Bit Descriptions for PRODUCT_ID[11:4] (Default: 0x01)

PART VERSION (REGISTER 0x006)

Table 29. Bit Descriptions for PART_VERSION (Default: 0x14)

USER SCRATCH PAD 1 (REGISTER 0x00A)

Table 30. Bit Descriptions for USER_SCRATCHPAD1 (Default: 0x00)

SPI VERSION (REGISTER 0x00B)

Table 31. Bit Descriptions for SPI_VERSION (Default: 0x00)

VENDOR ID (REGISTER 0x00C AND REGISTER 0x00D)

Table 32. Bit Descriptions for VENDOR ID (Default: 0x56)

Table 33. Bit Descriptions for VENDOR_ID (Default: 0x04)

IO_UPDATE (REGISTER 0x00F)

Table 34. Bit Descriptions for IO_UPDATE (Default: 0x00)

R DIVIDER—REFERENCE INPUT DIVIDER (REGISTER 0x010)

Table 35. Bit Descriptions for R_DIVIDER (Default: 0x01)

R DIVIDER CONTROL (REGISTER 0x011)

Table 36. Bit Descriptions for R_DIVIDER_CTRL (Default: 0x06)

REFERENCE INPUT A (REGISTER 0x012)

Table 37. Bit Descriptions for REF_A (Default: 0x07)

REFERENCE INPUT B (REGISTER 0x013)

Table 38. Bit Descriptions for REF_B (Default: 0x06)

OUT1 DIVIDER (REGISTER 0x014)

Table 39. Bit Descriptions for OUT1_DIVIDER (Default: 0x01)

OUT1 DRIVER CONTROL REGISTER (REGISTER 0x015)

Table 40. Bit Descriptions for OUT1_DRIVER_CONTROL (Default: 0x24)

OUT2 DIVIDER (REGISTER 0x016)

Table 41. Bit Descriptions for OUT2_DIVIDER (Default: 0x01)

OUT2 DRIVER CONTROL (REGISTER 0x017)

Table 42. Bit Descriptions for OUT2_DRIVER_CONTROL (Default: 0x24)

OUT3 DIVIDER (REGISTER 0x018)

Table 43. Bit Descriptions for OUT3_DIVIDER (Default: 0x01)

OUT3 DRIVER CONTROL (REGISTER 0x019)

Table 44. Bit Descriptions for OUT3_DRIVER_CONTROL (Default: 0x24)

OUT4 DIVIDER (REGISTER 0x01A)

Table 45. Bit Descriptions for OUT4_DIVIDER (Default: 0x01)

OUT4 DRIVER CONTROL (REGISTER 0x01B)

Table 46. Bit Descriptions for OUT4_DRIVER_CONTROL (Default: 0x24)

VCO POWER (REGISTER 0x01C)

PLL LOCK DETECT CONTROL (REGISTER 0x01D)

Table 48. Bit Descriptions for PLL_LOCKDET_CONTROL (Default: 0x0C)

PLL LOCK DETECT READBACK (REGISTER 0x01E AND REGISTER 0x01F)

Table 49. Bit Descriptions for PLL_LOCKDET_READBACK1 (Read Only; No Default Value)

Table 50. Bit Descriptions for PLL_LOCKDET_READBACK2 (Read Only; No Default Value)

M1, M2, M3 DIVIDERS (REGISTER 0x020 AND REGISTER 0x022)

Table 51. Bit Descriptions for M1_DIVIDER (Default 0x16)

Table 52. Bit Descriptions for M2_DIVIDER (Default: 0x16)

M3 DIVIDER (REGISTER 0x022)

N DIVIDER (REGISTER 0x023)

Table 54. Bit Descriptions for N_DIVIDER (Default: 0x0A)

N DIVIDER CONTROL (REGISTER 0x024)

Table 55. Bit Descriptions for N_DIVIDER_CTRL (Default:0x00)

CHARGE PUMP (REGISTER 0x025)

Table 56. Bit Descriptions for CHARGE_PUMP (Default: 0x07)

PHASE FREQUENCY DECTECTOR (REGISTER 0x026)

Table 57. Bit Descriptions for PHASE_FREQUENCY_DETECTOR (Default: 0x01)

LOOP FILTER (REGISTER 0x027)

Table 58. Bit Descriptions for LOOP_FILTER (Default: 0x13)

VCO FREQUENCY (REGISTER 0x028)

Table 59. Bit Descriptions for VCO_READBACK (Default: 0x00)

USER SCRATCH PAD 2 (REGISTER 0x0FE)

Table 60. Bit Descriptions for USER_SCRATCHPAD2 (Default: 0x00)

USER SCRATCH PAD 3 (REGISTER 0x0FF)

Table 61. Bit Descriptions for USER_SCRATCHPAD3 (Default: 0x00)

OUTLINE DIMENSIONS

ORDERING GUIDE

¹ Z = RoHS Compliant Part.

©2016 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D14044-0-4/16(0)

www.analog.com

Rev. 0 | Page 41 of 41

ООО "ЛайфЭлектроникс" "LifeElectronics" LLC

ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 30101810900000000703 БИК 044030703

 Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

 Мы предлагаем:

- *Конкурентоспособные цены и скидки постоянным клиентам.*
- *Специальные условия для постоянных клиентов.*
- *Подбор аналогов.*
- *Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.*
- *Приемлемые сроки поставки, возможна ускоренная поставка.*
- *Доставку товара в любую точку России и стран СНГ.*
- *Комплексную поставку.*
- *Работу по проектам и поставку образцов.*
- *Формирование склада под заказчика.*
- *Сертификаты соответствия на поставляемую продукцию (по желанию клиента).*
- *Тестирование поставляемой продукции.*
- *Поставку компонентов, требующих военную и космическую приемку.*
- *Входной контроль качества.*
- *Наличие сертификата ISO.*

 В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- *Регистрацию проекта у производителя компонентов.*
- *Техническую поддержку проекта.*
- *Защиту от снятия компонента с производства.*
- *Оценку стоимости проекта по компонентам.*
- *Изготовление тестовой платы монтаж и пусконаладочные работы.*

 Tел: +7 (812) 336 43 04 (многоканальный) Email: org@lifeelectronics.ru

www[.lifeelectronics.ru](http://lifeelectronics.ru/)