

# Low Duty LCD Segment Driver

BU9795Bxxx Series MAX 140 Segments (SEG35×COM4)

# **General Description**

BU9795BGUW and BU9795BKV are a 1/4 Duty General-purpose LCD driver that can be used for consumer / battery operated products.BU9795BGUW can drive up to 124 LCD Segments and BU9795KV can drive up to 140 LCD Segments.

It has integrated display RAM for reducing CPU load. Also, it is designed with low power consumption and no external component needed.

Its small BGA package of BU9795BGUW is well-suited for small footprint applications.

#### **Features**

- Integrated RAM for Display Data (DDRAM) : BU9795BGUW : 31 × 4bit (Max 124 Segments) BU9795BKV : 35 × 4bit (Max 140 Segments)
- LCD Drive Output :
- 4 Common output, Max 35 Segment output
- Integrated Buffer AMP for LCD Driving
- Integrated Oscillator Circuit
- No external Components
- Low Power Consumption Design

# **Applications**

- Metering
- Home Automation Goods
- White Goods
- Small Appliances
- Healthcare Products
- Battery Operated Products

etc.

# **Key Specifications**

Supply Voltage Range: +2.5V to +5.5VOperating Temperature Range: -40°C to +85°C

Max Segments:


BU9795BGUW 124 Segments BU9795BKV 140 Segments

Display Duty: 1/4
Bias: 1/2, 1/3 selectable


Interface: 3wire serial interface

# **Package**

# W (Typ) x D (Typ) x H (Max)



# Typical Application Circuit BU9795BGUW




**Figure 1. Typical Application Circuit** 

OProduct structure: Silicon monolithic integrated circuit OThis product has no designed protection against radioactive rays.

# Typical Application Circuit – continued

BU9795BKV



**Figure 2. Typical Application Circuit** 

# Block Diagrams / Pin Configurations / Pin Description BU9795BGUW

COM0-SEG2 VDD —X LCD voltage gener Common Segment Driver LCD BIAS SELECTOR Common Counter Blink Timing Generator DDRAM VLCD -Command Data Decoder OSCIN -X OSCILLATOR wer ON R Serial Interface IF FILTER VSS CSB TEST SD SCL




Figure 3. Block Diagram


Figure 4. Pin Configuration (TOP VIEW)

Table 1. Pin Description (BU9795BGUW)

| D: N   | 1/0    | - (:   | 11 11 1                            |
|--|--------|--|------------------------------------|
| Pin Name                                     | I/O    | Function   | Handling when unused               |
| INHb   | 1      | Input pin for turn off display   | VDD                                |
|  |        | H: turn on display L: turn off display   |                                    |
|  |        | POR enable setting   |                                    |
| TEST   | I      | VDD: POR disenable (Note 2)  | VSS                                |
|  |        | VSS: POR enable  |                                    |
|  |        | Input pin for external clock   |                                    |
| OSCIN  | I      | External clock and Internal clock can be changed by command.   | VSS                                |
|  |        | Must be connected to VSS when using internal oscillation circuit.  |                                    |
| SD   | ı      | Serial data input  | -                                  |
| SCL  | ı      | Serial data transfer clock   | -                                  |
| CSB  | ı      | Chip select: "L" active  | -                                  |
| VSS  | -      | Ground   | -                                  |
| VDD  | -      | Power supply   | -                                  |
| VLCD   | ı      | Power supply for LCD driving   | -                                  |
| SEG2 to 32                                   | 0      | Segment output for LCD driving   | OPEN                               |
| COM0 to 3                                    | 0      | Common output for LCD driving  | OPEN                               |
| SD SCL CSB VSS VDD VLCD SEG2 to 32 COM0 to 3 | 0<br>0 | VDD: POR disenable (Note 2) VSS: POR enable Input pin for external clock External clock and Internal clock can be changed by command. Must be connected to VSS when using internal oscillation circuit. Serial data input Serial data transfer clock Chip select: "L" active Ground Power supply Power supply for LCD driving Segment output for LCD driving | -<br>-<br>-<br>-<br>-<br>-<br>OPEN |

(Note 2) This function is guaranteed by design, not tested in production process. Software Reset is necessary to initialize IC in case of TEST=VDD.

# Block Diagrams / Pin Configurations / Pin Description – continued BU9795BKV






Figure 5. Block Diagram

Figure 6. Pin Configuration (TOP VIEW)

Table 2 Pin Description (BU9795BKV)

| Pin Name   | Pin No.  | I/O | Function  | Handling when unused |
|------------|----------|-----|---|----------------------|
| INHb       | 48       | I   | Input pin for turn off display H: turn on display L: turn off display   | VDD                  |
| TEST       | 47       | I   | POR enable setting VDD: POR disenable (Note) VSS: POR enable  | VSS                  |
| OSCIN      | 43       | I   | Input pin for external clock External clock and Internal clock can be changed by command. Must be connected to VSS when using internal oscillation circuit. | VSS                  |
| SD         | 46       | I   | Serial data input   | -                    |
| SCL        | 45       | ı   | Serial data transfer clock  | -                    |
| CSB        | 44       | I   | Chip select : "L" active  | -                    |
| VSS        | 42       | -   | Ground  | -                    |
| VDD        | 41       | -   | Power supply  | -                    |
| VLCD       | 40       | ı   | Power supply for LCD driving  | -                    |
| SEG0 to 34 | 1 to 35  | 0   | Segment output for LCD driving  | OPEN                 |
| COM0 to 3  | 36 to 39 | 0   | Common output for LCD driving   | OPEN                 |

(Note) This function is guaranteed by design, not tested in production process. Software Reset is necessary to initialize IC in case of TEST=VDD. Absolute Maximum Ratings (VSS=0V)

| Parameter                   | Symbol          | Ratings                  | Unit | Remark            |
|-----------------------------|-----------------|--------------------------|------|-------------------|
| Power Supply Voltage1       | VDD             | -0.5 to +7.0             | V    | Power Supply      |
| Power Supply Voltage2       | VLCD            | -0.5 to VDD              | V    | LCD Drive Voltage |
| Dawar Dissipation           | D4              | 0.27 <sup>(Note 1)</sup> | W    | BU9795BGUW        |
| Power Dissipation           | Pd              | 0.60 <sup>(Note 2)</sup> | VV   | BU9795BKV         |
| Input Voltage Range         | V <sub>IN</sub> | -0.5 to VDD+0.5          | V    |                   |
| Operating Temperature Range | Topr            | -40 to +85               | °C   |                   |
| Storage Temperature Range   | Tstg            | -55 to +125              | °C   |                   |

(Note 1) Derate by 2.7mW/°C when exceeding above Ta=25°C (when mounted in ROHM's standard board).

(Note 2) Derate by 6.0mW/°C when exceeding above Ta=25°C (when mounted in ROHM's standard board).

Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Caution2: Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, design a PCB boards with power dissipation taken into consideration by increasing board size and copper area so as not to exceed the maximum junction temperature rating.

# Recommended Operating Conditions (Ta=-40°C to +85°C, VSS=0V)

|                       | Cumbal |     | Ratings |         |      | Remark                             |  |
|-----------------------|--------|-----|---------|---------|------|------------------------------------|--|
| Parameter             | Symbol | Min | Тур     | Max     | Unit | Remark                             |  |
| Power Supply Voltage1 | VDD    | 2.5 | -       | 5.5     | V    | Power Supply                       |  |
| Power Supply Voltage2 | VLCD   | 0   | -       | VDD-2.4 | V    | LCD Drive Voltage, VDD-VLCD ≥ 2.4V |  |

#### **Electrical Characteristics**

DC Characteristics (VDD=2.5V to 5.5V, VSS=0V, Ta=-40°C to +85°C, unless otherwise specified)

| Parameter               |        | Symbol           | Limit  |      | Unit     | Conditions |   |
|-------------------------|--------|------------------|--------|------|----------|------------|---|
|                         |        | Symbol           | Min    | Тур  | Max      | Unit       | Conditions  |
| "H" Level Input Vo      | oltage | V <sub>IH</sub>  | 0.7VDD | -    | VDD      | ٧          | SD, SCL, CSB, INHb, OSCIN   |
| "L" Level Input Vo      | oltage | VIL              | VSS    | -    | 0.3VDD   | ٧          | SD, SCL, CSB, INHb, OSCIN   |
| "H" Level Input C       | urrent | Іін              | -      | -    | 1        | μΑ         | SD, SCL, CSB, INHb, OSCIN <sup>(Note 3)</sup> , TEST  |
| "L" Level Input Current |        | Iı∟              | -1     | -    | -        | μΑ         | SD, SCL, CSB, INHb, OSCIN <sup>(Note 3)</sup> , TEST  |
| LCD Driver              | SEG    | Ron              | -      | 3.5  | -        | kΩ         | Hood-110uA  |
| ON-Resistance           | COM    | Ron              | -      | 3.5  | -        | kΩ         | - Iload=±10µA   |
| VLCD Supply Vol         | tage   | VLCD             | 0      | ı    | VDD -2.4 | ٧          | VDD-VLCD ≥ 2.4V   |
| Standby Current         |        | Ist              | -      | -    | 5        | μΑ         | Display off, Oscillator off   |
| Power Consumption 1     |        | I <sub>DD1</sub> | -      | 12.5 | 30       | μΑ         | VDD=3.3V, VLCD=0V, Ta=25°C,<br>Power save mode1, FR=70Hz,<br>1/3 bias, Frame inverse        |
| Power Consumption 2     |        | I <sub>DD2</sub> | -      | 20   | 40       | μΑ         | V <sub>DD</sub> =3.3V, VLCD=0V, Ta=25°C,<br>Normal mode, FR=80Hz,<br>1/3 bias, Line inverse |

(Note 3) For External clock mode only

## **Electrical Characteristics – continued**

Oscillation Characteristics (VDD=2.5V to 5.5V, VSS=0V, Ta=-40°C to +85°C, unless otherwise specified)

| Parameter                | Symbol             | Limits |      |      | Unit | Conditions   |
|--------------------------|--------------------|--------|------|------|------|--|
| Parameter                | Symbol             | Min    | Тур  | Max  | Unit | Conditions   |
| Frame Frequency1         | f <sub>CLK1</sub>  | 56     | 80   | 104  | Hz   | FR = 80Hz setting,<br>VDD=2.5V to 5.5V,<br>Ta=-40°C to +85°C |
| Frame Frequency2         | f <sub>CLK2</sub>  | 70     | 80   | 90   | Hz   | FR = 80Hz setting, VDD=3.3V,<br>Ta=25°C                      |
| Frame Frequency3         | f <sub>CLK3</sub>  | 77.5   | 87.5 | 97.5 | Hz   | FR = 80Hz setting, VDD=5.0V,<br>Ta=25°C                      |
| Frame Frequency4         | f <sub>CLK4</sub>  | 67.5   | 87.5 | 108  | Hz   | FR = 80Hz setting, VDD=5.0V,<br>Ta=-40°C to +85°C            |
| External Clock Rise Time | tr                 | ı      | -    | 0.3  | μs   |  |
| External Clock Fall Time | tf                 | -      | -    | 0.3  | μs   | External clock mode (OSCIN) (Note)                           |
| External Frequency       | f <sub>EXCLK</sub> | 15     | -    | 300  | kHz  | External clock mode (OSCIN) (*****)                          |
| External Clock Duty      | t <sub>DTY</sub>   | 30     | 50   | 70   | %    |  |

(Note) < Frame frequency calculation at External clock mode>

DISCTL 320Hz setting: Frame frequency [Hz] = External clock [Hz] / 128
DISCTL 284Hz setting: Frame frequency [Hz] = External clock [Hz] / 144
DISCTL 213Hz setting: Frame frequency [Hz] = External clock [Hz] / 192
DISCTL 160Hz setting: Frame frequency [Hz] = External clock [Hz] / 256
DISCTL 80Hz setting: Frame frequency [Hz] = External clock [Hz] / 512
DISCTL 71Hz setting: Frame frequency [Hz] = External clock [Hz] / 576
DISCTL 64Hz setting: Frame frequency [Hz] = External clock [Hz] / 648
DISCTL 53Hz setting: Frame frequency [Hz] = External clock [Hz] / 768

# [Reference Data]




Figure 7. Frame Frequency Typical Temperature Characteristics

# **Electrical Characteristics – continued**

MPU Interface Characteristics (VDD=2.5V to 5.5V, VSS=0V, Ta=-40°C to +85°C, unless otherwise specified)

| Parameter           | Complete         | Limit |     |     | Unit  | Conditions |
|---------------------|------------------|-------|-----|-----|-------|------------|
| Farameter           | Symbol           | Min   | Тур | Max | Offic | Conditions |
| Input Rise Time     | tr               | -     | -   | 80  | ns    |            |
| Input Fall Time     | t <sub>f</sub>   | -     | -   | 80  | ns    |            |
| SCL Cycle Time      | tscyc            | 400   | -   | -   | ns    |            |
| "H" SCL Pulse Width | tshw             | 100   | -   | -   | ns    |            |
| "L" SCL Pulse Width | t <sub>SLW</sub> | 100   | -   | -   | ns    |            |
| SD Setup Time       | tsds             | 20    | -   | •   | ns    |            |
| SD Hold Time        | tsdh             | 50    | -   | -   | ns    |            |
| CSB Setup Time      | tcss             | 50    | -   | -   | ns    |            |
| CSB Hold Time       | tcsH             | 50    | -   | -   | ns    |            |
| "H" CSB Pulse Width | tchw             | 50    | -   | -   | ns    |            |




Figure 8. Interface Timing

# I/O Equivalent Circuit






Figure 9. I/O Equivalent Circuit

# **Application Example**

BU9795BGUW




External clock mode




Internal clock mode

Figure 10. Example of Application Circuit (BU9795BGUW)

# **Application Example – continued** BU9795BKV



External clock mode



Internal Clock Mode

Figure 11. Example of Application Circuit (BU9795BKV)

# **Function Descriptions**

- 1.Command and Data Transfer Method
  - 1.1 3-SPI (3wire Serial Interface)

BU9795BGUW and BU9795BKV are controlled by 3-wire signal (CSB, SCL, and SD).

First, Interface counter is initialized with CSB="H", and CSB="L" makes SD and SCL input enable.

The protocol of 3-SPI transfer is as follows.

Each command starts with Command or Data judgment bit (D/C) as MSB data, followed by D6 to D0 during CSB ="L".

(Internal data is latched at the rising edge of SCL, it is converted to 8bits parallel data at the falling edge of 8th CLK.)




Figure 12. 3-SPI Command/Data Transfer Format

#### 1.2 Command Transfer Method

After CSB="H"→"L", 1st byte is always a command input.

MSB of the command input data will be judged that the next byte data, it is a command or Display Data (This bit is called "command or data judgment bit").

When set "command or data judge bit"="1", next byte will be (continuously) command.

When set "command or data judge bit"="0", next byte data is Display Data.



Once it becomes Display Data transfer condition, it will not be back to command input condition even if D/C=1.

So if you want to send command data again, set CSB="L"→"H".

(CSB "L"→"H" will cancel data transfer condition.)

Command transfer is done by 8bits unit, so if CSB="L" with less than 8bits data transfer, command will be cancelled. It will be able to transfer command with CSB="L" again.





Figure 13. Command Transfer Format

- 1.Command and Data Transfer Method continued
- 1.3 Write Display Data and transfer method

BU9795BGUW has Display Data RAM (DDRAM) of 31x4=124bit.

As SEG0, SEG1, SEG33, SEG34 are not output, these address will be dummy address.


The relationship between data input and Display Data, DDRAM data and address are as follows.



8bit data will be stored in DDRAM. The address to be written is the address specified by ADSET command, and the address is automatically incremented in every 4bit data.

Data can be continuously written in DDRAM by transmitting Data continuously.

(When RAM data is written successively after writing RAM data to 22h (SEG34), the address is returned to 00h (SEG0) by the auto-increment function. (Refer to ADSET command for the Address set order.)



As data transfer to DDRAM happens every 4bit data, it will be cancelled if it changes CSB="L"→"H" before 4bits data transfer. (Command transfer is done every 8bits)





Figure 14. Data Transfer Format (BU9795BGUW)

1.3 Write Display Data and transfer method – continued

BU9795BKV has Display Data RAM (DDRAM) of 35x4=140bit.


The relationship between data input and display data, DDRAM data and address are as follows.



8bit data will be stored in DDRAM. The address to be written is the address specified by ADSET command, and the address is automatically incremented in every 4bit data.

Data can be continuously written in DDRAM by transmitting Data continuously.

(When RAM data is written successively after writing RAM data to 22h (SEG34), the address is returned to 00h (SEG0) by the auto-increment function. (Refer to ADSET command for the Address set order.)



As data transfer to DDRAM happens every 4bit data, it will be cancelled if it changes CSB="L"→"H" before 4bits data transfer. (Command transfer is done every 8bits)




Figure 15. Data Transfer Format (BU9795BKV)

# **Function Descriptions - continued**

#### 2. OSCILLATOR

There are two kinds of clock for logic and analog circuit; from internal oscillator circuit or external clock input. If internal oscillator circuit will be used, OSCIN must be connected to VSS.

When you use external clock, execute ICSET command and connect OSCIN to external clock.




Figure 16. Internal Oscillator Circuit Mode

Figure 17. External clock mode

# 3. LCD Driver Bias Circuit

This LSI generates LCD driving voltage with on-chip Buffer AMP.

And it can drive LCD at low power consumption.

1/3 and 1/2Bias can be set in MODESET command.

Line and frame inversion can be set in DISCTL command.

Refer to "LCD Driving Waveform" about each LCD driving waveform.

## 4. Blink Timing Generator

BU9795BGUW and BU9795BKV are equipped with Blinking function.

Blink mode is asserted by BLKCTL command.

The Blink frequency varies depending on fclk characteristics at Internal clock mode.

Refer to Oscillation Characteristics for fclk.

# 5.Reset (Initial) Condition

Initial condition after executing Software Reset is as follows.

(1) Display is OFF.

(2)DDRAM address is initialized (DDRAM Data is not initialized).

Refer to **Command Description** about initialize value of register.

# **Command / Function List**

Table of Functions Description

| No. | Command                   | Function                      |
|-----|---------------------------|-------------------------------|
| 1   | Mode Set (MODESET)        | Set LCD Drive Mode            |
| 2   | Address Set (ADSET)       | Set LCD Display Mode 1        |
| 3   | Display Control (DISCTL)  | Set LCD Display Mode 2        |
| 4   | Set IC Operation (ICSET)  | Set IC Operation              |
| 5   | Blink Control (BLKCTL)    | Set Blink Mode                |
| 6   | All Pixel Control (APCTL) | Set All Pixels ON/OFF Display |

# **Detailed Command Description**

D7 (MSB) is bit for command or data judgment. Refer to Command and data transfer method.

C: 0: Next byte is RAM Write data.

1: Next byte is command.

# 1.Mode Set (MODE SET)

| MSB |    |    |    |    |    |    | LSB |
|-----|----|----|----|----|----|----|-----|
| D7  | D6 | D5 | D4 | D3 | D2 | D1 | D0  |
| С   | 1  | 0  | *  | P3 | P2 | *  | *   |

(\*: Don't care)

Set Display on and off

| Setting               | P3 | Reset initial condition |
|-----------------------|----|-------------------------|
| Display off (DISPOFF) | 0  | 0                       |
| Display on (DISPON)   | 1  | -                       |

Display off : Regardless of DDRAM data, all Segment and Common output will be stopped after 1 frame of

data write. Display off mode will be finished by Display on.

Display on : Segment and Common output will be active and start to read the Display Data from DDRAM.

(Note) When Display on/off is controlled by INHb terminal, it is not synchronized with display frame period.

## Set bias level

| Setting  | P2 | Reset initial condition |  |  |
|----------|----|-------------------------|--|--|
| 1/3 Bias | 0  | 0                       |  |  |
| 1/2 Bias | 1  | -                       |  |  |

Refer to LCD driving waveform (Example of SEG and COM output waveform by Bias level setting.).

# 2.Address Set (ADSET)

| MSB |    |    |    |    |    |    | LSB |
|-----|----|----|----|----|----|----|-----|
| D7  | D6 | D5 | D4 | D3 | D2 | D1 | D0  |
| С   | 0  | 0  | P4 | P3 | P2 | P1 | P0  |

Address data is specified in P[4:0] and P2 (ICSET command) as follows.


| MSB | LSB |
|-----|-----|


| Internal register   | Address [5] | Address [4] | <br>Address [0] |
|---------------------|-------------|-------------|-----------------|
| Bit of each command | ICSET [P2]  | ADSET [P4]  | <br>ADSET [P0]  |


The address is 00h in reset condition. The valid address is 00h to 22h.

Another address is invalid, (otherwise address will be set to 00h.)

The ICSET command is only to define the register setting ("0" or "1") of MSB of the address and does not set the address. Address counter will be set only when ADSET command is executed. When ICSET[P2] is set, the previous state is maintained until ICSET command is executed again or when Software Reset is executed.










Figure 18. Address Set Sequence

3. Display Control (DISCTL)

| MSB |    |    |    |    |    |    | LSB |
|-----|----|----|----|----|----|----|-----|
| D7  | D6 | D5 | D4 | D3 | D2 | D1 | D0  |
| С   | 0  | 1  | P4 | P3 | P2 | P1 | P0  |

Set Frame Frequency

| Setting <sup>(Note 1)</sup> | P4 | P3 | FRSEL <sup>(Note 2)</sup> | Reset initial condition |
|-----------------------------|----|----|---------------------------|-------------------------|
| 80Hz                        | 0  | 0  | 0                         | 0                       |
| 71Hz                        | 0  | 1  | 0                         | -                       |
| 64Hz                        | 1  | 0  | 0                         | -                       |
| 53Hz                        | 1  | 1  | 0                         | -                       |
| 160Hz                       | 0  | 0  | 1                         | -                       |
| 213Hz                       | 1  | 1  | 1                         | -                       |
| 284Hz                       | 0  | 1  | 1                         | -                       |
| 320Hz                       | 1  | 0  | 1                         | -                       |

<sup>(</sup>Note 1) The frame frequency varies according to the characteristics of f<sub>CLK</sub> when internal oscillation circuit is used. (Refer to Oscillation Characteristics for f<sub>CLK</sub> properties).

(Note 2) Refer to BLKCTL for FRSEL

## Set LCD Drive Waveform

| 001 202 21110 11410101111 |    |                         |  |  |  |  |
|---------------------------|----|-------------------------|--|--|--|--|
| Setting                   | P2 | Reset initial condition |  |  |  |  |
| Line Inversion            | 0  | 0                       |  |  |  |  |
| Frame Inversion           | 1  | -                       |  |  |  |  |

Power consumption is reduced in the following order:

Line inversion > Frame inversion

## Set Power Save Mode (low current consumption mode)

| Setting           | P1 | P0 | Reset initial condition |
|-------------------|----|----|-------------------------|
| Power Save Mode 1 | 0  | 0  | -                       |
| Power Save Mode 2 | 0  | 1  | -                       |
| Normal Mode       | 1  | 0  | 0                       |
| High Power Mode   | 1  | 1  | -                       |

Power consumption is increased in the following order:

Power save mode 1 < Power save mode 2 < Normal mode < High power mode Use VDD- VLCD ≥ 3.0V in High power mode condition.

# (Reference Current Consumption data)

| Setting           | Reset initial condition |
|-------------------|-------------------------|
| Setting           | reset initial condition |
| Power Save Mode 1 | ×0.5                    |
| Power Save Mode 2 | ×0.67                   |
| Normal Mode       | ×1.0                    |
| High Power Mode   | ×1.8                    |

The data above is for reference only. Actual consumption depends on Panel load.

Typically, when driving large capacitance LCD, Line inversion will increase the influence of crosstalk. Regarding driving waveform, refer to <u>LCD Driving Waveform</u>.

4.Set IC Operation (ICSET)

| MSB |    |    |    |    |    |    | LSB |
|-----|----|----|----|----|----|----|-----|
| D7  | D6 | D5 | D4 | D3 | D2 | D1 | D0  |
| С   | 1  | 1  | 0  | 1  | P2 | P1 | P0  |

P2: Set MSB data of DDRAM address.

Execute ADSET command for it to take effect on an address.

Refer to "ADSET" command for details.

| Setting        | P2 | Reset initial condition |
|----------------|----|-------------------------|
| Address MSB"0" | 0  | 0                       |
| Address MSB"1" | 1  | -                       |

#### Set Software Reset Condition

| Setting        | P1 |  |  |  |
|----------------|----|--|--|--|
| No Operation   | 0  |  |  |  |
| Software Reset | 1  |  |  |  |

When "Software Reset" is executed, BU9795BGUW and BU9795BKV will be reset to initial condition. If software reset is executed, the value of P2 and P0 will be ignored and they will be reset to initial condition. (Refer to "Reset initial condition")

Switch between Internal oscillator operating mode and external clock mode.

| Setting                            | P0 | Reset initial condition |
|------------------------------------|----|-------------------------|
| Internal oscillator operating mode | 0  | 0                       |
| External Clock<br>Input mode       | 1  | -                       |

Internal oscillator operating mode: OSCIN must be connected to VSS level.

External Clock mode: Input external clock from OSCIN terminal.

< Frame frequency Calculation at External clock mode > DISCTL 320Hz select : Frame frequency [Hz] = External clock[Hz] / 128 DISCTL 284Hz select : Frame frequency [Hz] = External clock[Hz] / 144 DISCTL 213Hz select : Frame frequency [Hz] = External clock[Hz] / 192 DISCTL 160Hz select : Frame frequency [Hz] = External clock[Hz] / 256 DISCTL 80Hz select : Frame frequency [Hz] = External clock[Hz] / 512 DISCTL 71Hz select : Frame frequency [Hz] = External clock[Hz] / 576 DISCTL 64Hz select : Frame frequency [Hz] = External clock[Hz] / 648 DISCTL 53Hz select : Frame frequency [Hz] = External clock[Hz] / 768




Figure 19. OSC MODE Switching Timing

5.Blink Control (BLKCTL)

| MSB |    |    |    |    |    |    | LSB |
|-----|----|----|----|----|----|----|-----|
| D7  | D6 | D5 | D4 | D3 | D2 | D1 | D0  |
| С   | 1  | 1  | 1  | 0  | P2 | P1 | P0  |

## Set Blink Condition

| Setting  | P1 | P0 | Reset initial condition |
|----------|----|----|-------------------------|
| OFF      | 0  | 0  | 0                       |
| 0.5 (Hz) | 0  | 1  | -                       |
| 1 (Hz)   | 1  | 0  | -                       |
| 2 (Hz)   | 1  | 1  | -                       |

The Blink frequency varies depending on  $f_{CLK}$  characteristics at Internal oscillator operating mode. Refer to <u>Oscillation Characteristics</u> for  $f_{CLK}$ .

Set Frame Frequency Setting(FRSEL)

| <del>oot i iamo i ioquenioj</del> | 9(. |                         |
|-----------------------------------|-----|-------------------------|
| Setting                           | P2  | Reset initial condition |
| Normal                            | 0   | 0                       |
| 200Hz mode                        | 1   | -                       |

# 6.All Pixel Control (APCTL)

| MSB |    |    |    |    |    |    | LSB |
|-----|----|----|----|----|----|----|-----|
| D7  | D6 | D5 | D4 | D3 | D2 | D1 | D0  |
| С   | 1  | 1  | 1  | 1  | 1  | P1 | P0  |

All Display Set ON/OFF

| Setting      | P1 | Reset initial condition |
|--------------|----|-------------------------|
| Normal       | 0  | 0                       |
| All Pixel on | 1  | -                       |

| Setting       | P0 | Reset initial condition |
|---------------|----|-------------------------|
| Normal        | 0  | 0                       |
| All Pixel off | 1  | -                       |

All pixels on: All pixels are on regardless of DDRAM data. All pixels off: All pixels are off regardless of DDRAM data.

This command is valid in Display on status. The data of DDRAM is not changed by this command. If set both P1 and P0 ="1", APOFF will be selected.

# **LCD Driving Waveform**






Figure 20. Line Inversion Waveform (1/3bias)

Figure 21. Frame Inversion Waveform (1/3bias)


# LCD Driving Waveform - continued (1/2bias)

**Line Inversion** SEGn SEGn+1 SEGn+2 SEGn+3





# Frame Inversion






Figure 22. Line Inversion Waveform (1/2bias)

Figure 23. Frame Inversion Waveform (1/2bias)

# **Example of Display Data**

If COM and SEG line pattern is shown as in Figure 24 and Figure 25, and DDRAM data is shown as in Table 3, display pattern will be shown as in Figure 26.




Figure 24. Example COM Line Pattern




Figure 25. Example SEG Line Pattern



Figure 26. Example Display Pattern

|      |    |   |   |   |   |   |   | Table | € 3. | DDR | AM [ | Data N | Лар |    |    |    |    |    |    |    |    |
|------|----|---|---|---|---|---|---|-------|------|-----|------|--------|-----|----|----|----|----|----|----|----|----|
|      |    | S | S | S | S | S | S | S     | S    | S   | S    | S      | S   | S  | S  | S  | S  | S  | S  | S  | S  |
|      |    | Ε | Ε | Ε | Ε | Ε | Ε | Ε     | Ε    | Ε   | Ε    | Ε      | Ε   | Ε  | Ε  | Ε  | Ε  | Ε  | Ε  | Ε  | Ε  |
|      |    | G | G | G | G | G | G | G     | G    | G   | G    | G      | G   | G  | G  | G  | G  | G  | G  | G  | G  |
|      |    | 0 | 1 | 2 | 3 | 4 | 5 | 6     | 7    | 8   | 9    | 10     | 11  | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 |
| COM0 | D0 | 0 | 1 | 1 | 0 | 1 | 1 | 1     | 1    | 0   | 1    | 0      | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| COM1 | D1 | 0 | 0 | 1 | 1 | 1 | 0 | 0     | 1    | 1   | 1    | 1      | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| COM2 | D2 | 0 | 0 | 0 | 1 | 0 | 1 | 0     | 0    | 1   | 0    | 1      | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| COM3 | D3 | 0 | 0 | 1 | 1 | 0 | 0 | 0     | 1    | 0   | 1    | 0      | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

Address 00h 01h 02h 03h 04h 05h 06h 07h 08h 09h 0Ah 0Bh 0Ch 0Dh 0Eh 0Fh 10h 11h 12h 13h

# **Initialize Sequence**

Follow sequence below after Power ON to set BU9795BGUW and BU9795BKV to initial condition.

```
Power ON

CSB "H" ...I/F initialize condition

CSB "L" ...I/F Data transfer start

Execute Software Reset by sending ICSET command (Refer to "ICSET" command)
```

# **Start Sequence**

Start Sequence Example 1


| No. | Input        | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Descriptions            |
|-----|--------------|----|----|----|----|----|----|----|----|-------------------------|
| 1   | Power ON     |    |    |    |    |    |    |    |    | VDD=0V to 5V (Tr=0.1ms) |
|     | <b>↓</b>     |    |    |    |    |    |    |    |    |                         |
| 2   | Wait 100µs   |    |    |    |    |    |    |    |    | Initialize IC           |
|     | $\downarrow$ |    |    |    |    |    |    |    |    |                         |
| 3   | CSB "H"      |    |    |    |    |    |    |    |    | Initialize I/F data     |
|     | $\downarrow$ |    |    |    |    |    |    |    |    |                         |
| 4   | CSB "L"      |    |    |    |    |    |    |    |    | I/F Data transfer start |
|     | $\downarrow$ |    |    |    |    |    |    |    |    |                         |
| 5   | ICSET        | 1  | 1  | 1  | 0  | 1  | *  | 1  | 0  | Software Reset          |
|     | $\downarrow$ |    |    |    |    |    |    |    |    |                         |
| 6   | BLKCTL       | 1  | 1  | 1  | 1  | 0  | *  | 0  | 1  |                         |
|     | $\downarrow$ |    |    |    |    |    |    |    |    |                         |
| 7   | DISCTL       | 1  | 0  | 1  | 0  | 0  | 1  | 1  | 0  |                         |
|     | $\downarrow$ |    |    |    |    |    |    |    |    |                         |
| 8   | ICSET        | 1  | 1  | 1  | 0  | 1  | 0  | 0  | 0  | RAM Address MSB set     |
|     | <b>↓</b>     |    |    |    |    |    |    |    |    |                         |
| 9   | ADSET        | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | RAM Address set         |
|     | $\downarrow$ |    |    |    |    |    |    |    |    |                         |
| 10  | Display Data | *  | *  | *  | *  | *  | *  | *  | *  | Address 00h to 01h      |
|     | Display Data | *  | *  | *  | *  | *  | *  | *  | *  | Address 02h to 03h      |
|     | ÷            |    |    |    |    |    |    |    |    | i .                     |
|     | Display Data | *  | *  | *  | *  | *  | *  | *  | *  | Address 22h to 00h      |
|     | <b></b>      |    |    |    |    |    |    |    |    |                         |
| 11  | CSB "H"      |    |    |    |    |    |    |    |    | I/F Data transfer stop  |
|     | <b></b>      |    |    |    |    |    |    |    |    |                         |
| 12  | CSB "L"      |    |    |    |    |    |    |    |    | I/F Data transfer start |
|     | <b>↓</b>     |    |    |    |    |    |    |    |    |                         |
| 13  | MODESET      | 1  | 1  | 0  | *  | 1  | 0  | *  | *  | Display on              |
|     | <b>↓</b>     |    |    |    |    |    |    |    |    |                         |
| 14  | CSB "H"      |    |    |    |    |    |    |    |    | I/F Data transfer stop  |

(\*: don't care)

<sup>\*</sup> Each register value, DDRAM address and DDRAM data are random after Power ON until initialize sequence is executed.

# Start Sequence - continued

Start Sequence Example 2



Initialize Sequence

**DISPON Sequence** 

RAM Write Sequence

**DISPOFF Sequence** 

BU9795BGUW and BU9795BKV are initialized with Initialize Sequence, starts to display with "DISPON Sequence", updates Display Data with "RAM Write Sequence" and stops the display with "DISPOFF sequence".

If you want to resume to display, BU9795BGUW and BU9795BKV will resume display with DISPON Sequence.

# Initialize Sequence

| Input        |    |    |    | DA | NΤΑ |    |    |    | Description     |
|--------------|----|----|----|----|-----|----|----|----|-----------------|
| input        | D7 | D6 | D5 | D4 | D3  | D2 | D1 | D0 | Description     |
| Power ON     |    |    |    |    |     |    |    |    |                 |
| Wait 100us   |    |    |    |    |     |    |    |    | IC initialized  |
| CSB "H"      |    |    |    |    |     |    |    |    | I/F initialized |
| CSB "L"      |    |    |    |    |     |    |    |    |                 |
| ICSET        | 1  | 1  | 1  | 0  | 1   | 0  | 1  | 0  | Software Reset  |
| MODESET      | 1  | 1  | 0  | 0  | 0   | 0  | 0  | 0  | Display off     |
| ADSET        | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0  | RAM Address set |
| Display Data | *  | *  | *  | *  | *   | *  | *  | *  | Display Data    |
|              |    |    |    |    |     |    |    |    |                 |
| CSB "H"      |    |    |    |    |     |    |    |    |                 |

# **DISPON Sequence**

| Input   |    |    |    | DA | NΤΑ |    |    |    | Description     |
|---------|----|----|----|----|-----|----|----|----|-----------------|
| Input   | D7 | D6 | D5 | D4 | D3  | D2 | D1 | D0 | Description     |
| CSB "L" |    |    |    |    |     |    |    |    |                 |
| DISCTL  | 1  | 0  | 1  | 1  | 1   | 1  | 1  | 1  | Display Control |
| BLKCTL  | 1  | 1  | 1  | 1  | 0   | 0  | 0  | 0  | BLKCTL          |
| APCTL   | 1  | 1  | 1  | 1  | 1   | 1  | 0  | 0  | APCTL           |
| MODESET | 1  | 1  | 0  | 0  | 1   | 0  | 0  | 0  | Display on      |
| CSB "H" |    |    |    |    |     |    |    |    |                 |

# RAM Write Sequence

| Input        |    |    |    | DΑ | λTΑ |    |    |    | Description     |
|--------------|----|----|----|----|-----|----|----|----|-----------------|
| Input        | D7 | D6 | D5 | D4 | D3  | D2 | D1 | D0 | Description     |
| CSB "L"      |    |    |    |    |     |    |    |    |                 |
| DISCTL       | 1  | 0  | 1  | 1  | 1   | 1  | 1  | 1  | Display Control |
| BLKCTL       | 1  | 1  | 1  | 1  | 0   | 0  | 0  | 0  | BLKCTL          |
| APCTL        | 1  | 1  | 1  | 1  | 1   | 1  | 0  | 0  | APCTL           |
| MODESET      | 1  | 1  | 0  | 0  | 1   | 0  | 0  | 0  | Display on      |
| ADSET        | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0  | RAM Address set |
| Display Data | *  | *  | *  | *  | *   | *  | *  | *  | Display Data    |
|              |    |    |    |    |     |    |    |    |                 |
| CSB "H"      |    |    |    |    |     |    |    |    |                 |

# **DISPOFF** Sequence

|                    |    |    |    | DA | TA |    |    |    | 5           |
|--------------------|----|----|----|----|----|----|----|----|-------------|
| Input              | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Description |
| CSB 'L'            |    |    |    |    |    |    |    |    |             |
| MODESET<br>CSB 'H' | 1  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | Display off |

Abnormal operation may occur in BU9795BGUW and BU9795BKV due to the effect of noise or other external factor. To avoid this phenomenon, it is highly recommended to input command according to sequence when the operating of initialize, Display On/Off and the refresh of RAM Data.

#### Cautions of "Power ON Condition"

Power supply sequence

Keep Power ON/OFF sequence as below waveform.

To prevent incorrect display, malfunction and abnormal current,

VDD must be turned on before VLCD in power up sequence.

VDD must be turned off after VLCD in power down sequence.

Satisfy VDD-2.4V  $\ge$  VLCD, t1 > 0ns and t2 > 0ns.

To refrain from data transmission is strongly recommended while power supply is rising up or falling down to prevent from the occurrence of disturbances on transmission and reception.





Figure 27. Power Supply Sequence

BU9795BGUW and BU9795BKV have "POR" (Power ON Reset) circuit and Software Reset function. Keep the following recommended Power ON conditions in order to power up properly.

(1)Set power up conditions to meet the recommended t<sub>R</sub>, t<sub>F</sub>, t<sub>OFF</sub>, and V<sub>BOT</sub> specification below in order to ensure POR operation.

Set pin TEST="L" to enable POR circuit.



Recommended condition of tr, tr, toff, Vbot (Ta=+25°C)

| t <sub>R</sub> (Note) | t <sub>F</sub> (Note) | toff(Note) | V <sub>BOT</sub> (Note) |
|-----------------------|-----------------------|------------|-------------------------|
| Max 5ms               | Max 5ms               | Min 20ms   | Less than 0.3V          |

(Note) This function is guaranteed by design, not tested in production process.

Figure 28. Rising Waveform Diagram

(2)If it is difficult to meet the above condition, execute the following sequence after Power ON.

Note however that it cannot accept command while supply is unstable or below the minimum supply range.

Note also that software reset is not a complete alternative to POR function.

(a)CSB ="L"→"H" condition




Figure 29. CSB Timing

(b) Execute Software Reset in ICSET command after CSB to "L". (Refer to "ICSET" command)

# Display off Operation in External clock mode


After receiving MODESET(Display off), BU9795BGUW and BU9795BKV enter to DISPOFF sequence synchronized with frame then Segment and Common pins output VSS level after 1frame of OFF data write.

Therefore, in External clock mode, it is necessary to input the external clock based on each frame frequency setting after sending MODESET(Display off).

For the required number of clock, refer to Power save mode FR of DISCTL.

# Input the external clock as below. DISCTL 320HZ setting(Frame frequency [Hz] = External clock [Hz] / 128), it needs over 256clk DISCTL 284HZ setting(Frame frequency [Hz] = External clock [Hz] / 144) , it needs over 288clk DISCTL 213HZ setting(Frame frequency [Hz] = External clock [Hz] / 192) , it needs over 384clk DISCTL 160HZ setting(Frame frequency [Hz] = External clock [Hz] / 256) , it needs over 512clk DISCTL 80HZ setting(Frame frequency [Hz] = External clock [Hz] / 512), it needs over 1024clk DISCTL 71HZ setting(Frame frequency [Hz] = External clock [Hz] / 576) , it needs over 1152clk DISCTL 64HZ setting(Frame frequency [Hz] = External clock [Hz] / 648) , it needs over 1296clk DISCTL 53HZ setting(Frame frequency [Hz] = External clock [Hz] / 768) , it needs over 1536clk

Refer to the timing chart below.



# **Operational Notes**

# 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

# 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

#### 3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition

# 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

# 5. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

#### 6. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

# 7. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

# 8. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

# Operational Notes - continued

# 9. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

#### 10. Unused Input Pins


Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

#### 11. Regarding the Input Pin of the IC

In the construction of this IC, P-N junctions are inevitably formed creating parasitic diodes or transistors. The operation of these parasitic elements can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions which cause these parasitic elements to operate, such as applying a voltage to an input pin lower than the ground voltage should be avoided. Furthermore, do not apply a voltage to the input pins when no power supply voltage is applied to the IC. Even if the power supply voltage is applied, make sure that the input pins have voltages within the values specified in the electrical characteristics of this IC.

# 12. Ceramic Capacitor


When using a ceramic capacitor, determine a capacitance value considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.




# Lineup


| Packa        | ige          | Orderable Part Number |  |
|--------------|--------------|-----------------------|--|
| VBGA049W040A | Reel of 2500 | BU9795BGUW-ZE2        |  |
| VQFP48C      | Reel of 1500 | BU9795BKV-E2          |  |


# **Marking Diagram**





**Physical Dimension and Packing Information** 





**Revision History** 

| Date   | Revision | Changes  |  |  |
|--|----------|--|--|--|
| 25. Apr. 2016  | 001      | New Release  |  |  |
| ·  |          | Add BU9795BKV(VQFP48C)   |  |  |
|  |          | P.4 Add Caution2 in Absolute Maximum Ratings condition. (Moved from Operational Notes) |  |  |
|  |          | P.23 Add the comment in Caution in Cautions of "Power ON Condition.                    |  |  |
|  |          | (Moved from Operational Notes)   |  |  |
| 10. Nov. 2017 002 P.24 Add Display off operation in External clo |          | P.24 Add Display off operation in External clock mode                                  |  |  |
|  |          | P.25 Move "5. Thermal Consideration" to "Absolute Maximum Ratings condition"           |  |  |
|  |          | P.26 Move "13. Data transmission" to "Cautions of "Power ON Condition".                |  |  |
|  |          | P.27 Add VQFP48C to Ordering Information, Lineup and Marking Diagram                   |  |  |
|  |          | P.29 Add VQFP48C Physical Dimension and Packing Information                            |  |  |

# **Notice**

# **Precaution on using ROHM Products**

Our Products are designed and manufactured for application in ordinary electronic equipment (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

| JÁPAN   | USA      | EU         | CHINA     |
|---------|----------|------------|-----------|
| CLASSⅢ  | CLASSIII | CLASS II b | CL ACCIII |
| CLASSIV |          | CLASSⅢ     | CLASSⅢ    |

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

# Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

# **Precautions Regarding Application Examples and External Circuits**

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

# **Precaution for Storage / Transportation**

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- Even under ROHM recommended storage condition, solderability of products out of recommended storage time period
  may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is
  exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

# **Precaution for Product Label**

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

#### **Precaution for Disposition**

When disposing Products please dispose them properly using an authorized industry waste company.

## **Precaution for Foreign Exchange and Foreign Trade act**

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

## **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

#### Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

Notice-PGA-E Rev.003

## **General Precaution**

- 1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

Notice – WE Rev.001

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ROHM Semiconductor: BU9795BGUW-ZE2



OOO «ЛайфЭлектроникс" "LifeElectronics" LLC

ИНН 7805602321 КПП 780501001 P/C 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 3010181090000000703 БИК 044030703

Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

# Мы предлагаем:

- Конкурентоспособные цены и скидки постоянным клиентам.
- Специальные условия для постоянных клиентов.
- Подбор аналогов.
- Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.
- Приемлемые сроки поставки, возможна ускоренная поставка.
- Доставку товара в любую точку России и стран СНГ.
- Комплексную поставку.
- Работу по проектам и поставку образцов.
- Формирование склада под заказчика.
- Сертификаты соответствия на поставляемую продукцию (по желанию клиента).
- Тестирование поставляемой продукции.
- Поставку компонентов, требующих военную и космическую приемку.
- Входной контроль качества.
- Наличие сертификата ISO.

В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- Регистрацию проекта у производителя компонентов.
- Техническую поддержку проекта.
- Защиту от снятия компонента с производства.
- Оценку стоимости проекта по компонентам.
- Изготовление тестовой платы монтаж и пусконаладочные работы.



Тел: +7 (812) 336 43 04 (многоканальный) Email: org@lifeelectronics.ru