

## LTC4245

- **Allows Safe Insertion into Live CompactPCI<sup>™</sup> or PCI Express™ Backplane**
- **8-Bit ADC Monitors Current and Voltage**
- **I 2C**TM**/SMBus Interface**
- **dI/dt Controlled Soft Start**
- Simultaneous or Sequenced Turn-On
- ±20V Absolute Maximum Rating for ±12V Supplies
- No External Gate Capacitor Required
- Dual-Level Circuit Breaker and Current Limit
- Bus Precharge Output
- Power Good Input with Timeout
- Optional Latchoff or Autoretry After Faults
- Alerts Host After Faults
- Integrated LOCAL PCI\_RST# Logic
- 36-Pin SSOP and 38-Pin (5mm  $\times$  7mm) QFN Packages

### **APPLICATIONS**

- Live Board Insertion
- CompactPCI, CompactPCI Express, CompactTCA, PCI Express Systems

### Multiple Supply Hot Swap Controller with <sup>2</sup>C Compatible Monitoring **FEATURES DESCRIPTIO <sup>U</sup>**

The LTC®4245 Hot Swap™ controller allows a board to be safely inserted and removed from a live backplane in multiple supply systems such as CompactPCI and PCI Express. Using four external N-channel pass transistors, the board supply voltages can be ramped up at an adjustable rate and in any desired sequence. An  $1<sup>2</sup>C$  interface and onboard ADC allow monitoring of board current, voltage and fault status for each supply.

The device features adjustable dI/dt controlled soft start and foldback limited inrush current. A dual-level timed circuit breaker and fast current limit protect each supply against overcurrent faults. A power good input with timeout allows a downstream supply monitor to disconnect the board supplies. The device can be configured to function without a –12V supply or with an extra 3.3V supply instead of a 5V supply.

The controller has additional features to interrupt the host when a fault has occurred, notify when output power is good, detect insertion of a load card and power-up in either the on or off state.

 $\sqrt{J}$ , LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

## **TYPICAL APPLICATIO U**



#### **Sequenced Turn-On Waveform**



4245 TA01b



1

## **ABSOLUTE MAXIMUM RATINGS**

#### **(Notes 1, 2)**





## **PACKAGE/ORDER INFORMATION**



Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container.



### **ELECTRICAL CHARACTERISTICS**

 **The** ● **denotes the specifi cations which apply over the full operating temperature**  range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>12VIN</sub> = 12V, V<sub>5VIN</sub> = 5V, V<sub>3VIN</sub> = 3.3V, V<sub>VEEIN</sub> = –12V, unless otherwise noted.



#### **The** ● **denotes the specifi cations which apply over the full operating temperature ELECTRICAL CHARACTERISTICS**

range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>12VIN</sub> = 12V, V<sub>5VIN</sub> = 5V, V<sub>3VIN</sub> = 3.3V, V<sub>VEEIN</sub> = –12V, unless otherwise noted.







### **ELECTRICAL CHARACTERISTICS**

 **The** ● **denotes the specifi cations which apply over the full operating temperature**  range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>12VIN</sub> = 12V, V<sub>5VIN</sub> = 5V, V<sub>3VIN</sub> = 3.3V, V<sub>VEEIN</sub> = –12V, unless otherwise noted.



## **ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature

range, otherwise specifications are at  $T_A = 25^\circ C$ .  $V_{12VIN} = 12V$ ,  $V_{5VIN} = 5V$ ,  $V_{3VIN} = 3.3V$ ,  $V_{VEEN} = -12V$ , unless otherwise noted.



**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to GND unless otherwise specified.

**Note 3:** The 5V<sub>GATE</sub> and 3V<sub>GATE</sub> pins should not be driven beyond the lower of  $12V_{IN} + 0.3V$  and  $14V$ .

**Note 4:** An internal clamp limits the GATE pins to a minimum of 5V above V<sub>OUT</sub> (V<sub>EEIN</sub> for V<sub>EEGATE</sub>). Driving this pin to voltages beyond the clamp may damage the device.

**Note 5:** The device pulls up the V<sub>EEOUT</sub> pin to 0.6V when pin is in open state. **Note 6:** UHF package specification limits are identical to G package limits and guaranteed by design and by correlation to wafer test measurements. **Note 7:** Guaranteed by design and not subject to test.

**Note 8:** Integral Nonlinearity is defined as the deviation of a code from a precise analog input voltage. Maximum specifications are limited by the LSB step size and the single shot measurement. Typical specifications are measured from 1/4, 1/2, 3/4 areas of the quantization band.

**Note 9:**  $C_b$  = total capacitance of one bus line in pF.

## **TIMING DIAGRAM**





### **TYPICAL PERFORMANCE CHARACTERISTICS**





**ADC Full-Scale Error vs Temperature (GPIO1 Pin)**



**12V and –12V Circuit Breaker Trip Voltage vs Temperature**



**5V and 3.3V Circuit Breaker Trip Voltage vs Temperature**



**Circuit Breaker Filter Delay vs Temperature**



**Active Current Limit Delay vs Sense Voltage**



**12V and –12V Foldback Current Limit vs Output Voltage**



**5V and 3.3V Foldback Current Limit vs Output Voltage**





## **TYPICAL PERFORMANCE CHARACTERISTICS**





### **PIN FUNCTIONS**

**12V<sub>GATE</sub>:** Gate Drive for 12V Supply External N-Channel MOSFET. An internal 20μA current source charges the gate of the external N-channel MOSFET. An internal clamp limits the gate voltage to 6.2V above  $12V_{\text{OUT}}$ . During turn-off a 1.3mA pull-down current discharges  $12V<sub>GATE</sub>$  to ground. During short-circuit a 250mA pull-down current between 12V<sub>GATF</sub> and 12V<sub>OUT</sub> is activated.

**12V<sub>IN</sub>: 12V Supply, Current Sense and ADC Input. The** internal low voltage supply  $V_{CC}$  is generated from 12 $V_{IN}$ . An undervoltage lockout circuit, with 38mV hysteresis, prevents any external MOSFET from turning on when this pin is below 10.5V.

**12V<sub>OUT</sub>:** 12V Gate Drive Return; Foldback, ADC and Power Bad Input. Connect this pin to the source of the 12V supply external N-channel MOSFET switch for gate drive return. Power is considered bad if this pin drops below 11.1V. The comparator on this pin has a built-in hysteresis of 40mV. This pin is also an input to the ADC and the current limit foldback circuit. A 1000 $\Omega$  active pull-down discharges  $12V_{OUT}$  to ground when the external MOSFET is turned off.

**12V<sub>SENSE</sub>: 12V Supply Current Sense and ADC Input.** Connect this pin to the output of the 12V current sense resistor. The current limit circuit controls the  $12V<sub>GATF</sub>$  pin to limit the sense voltage between the  $12V_{IN}$  and  $12V_{SENSE}$ pins to 50mV or less during start-up and 150mV thereafter. During start-up a foldback feature reduces the current limit to 15mV as the 12 $V_{\text{OUT}}$  pin approaches ground. A circuit breaker, enabled after start-up, trips when the sense voltage exceeds 50mV for 22μs. To disable current limit, connect this pin to  $12V_{IN}$ .

**3VGATE:** Gate Drive for 3.3V Supply External N-Channel MOSFET. An internal 20μA current source charges the gate of the external N-channel MOSFET. An internal clamp limits the gate voltage to 6.2V above  $3V_{OIII}$ . During turn-off a 1.3mA pull-down current discharges  $3V<sub>GATF</sub>$  to ground. During short-circuit a 310mA pull-down current between  $3V<sub>GATF</sub>$  and  $3V<sub>OUT</sub>$  is activated.

**3V<sub>IN</sub>:** 3.3V Supply, Current Sense and ADC Input. The 1V precharge circuit draws its power and reference voltage from  $3V_{IN}$ . An undervoltage lockout circuit, with 10mV hysteresis, prevents any external MOSFET from turning on when this pin is below 2.8V.

**3V<sub>OUT</sub>:** 3.3V Gate Drive Return; Foldback, ADC and Power Bad Input. Connect this pin to the source of the 3.3V supply external N-channel MOSFET switch for gate drive return. Power is considered bad if this pin drops below 2.9V. The comparator on this pin has a built-in hysteresis of 11mV. This pin is also an input to the ADC and the current limit foldback circuit. A 190 $\Omega$  active pull-down discharges 3V<sub>OUT</sub> to ground when the external MOSFET is turned off.

**3V<sub>SENSE</sub>:** 3.3V Supply Current Sense and ADC Input. Connect this pin to the output of the 3.3V current sense resistor. The current limit circuit controls the  $3V<sub>GATF</sub>$  pin to limit the sense voltage between the  $3V_{IN}$  and  $3V_{SENSE}$ pins to 25mV or less during start-up and 75mV thereafter. During start-up a foldback feature reduces the current limit to 7.5mV as the  $3V_{OII}$  pin approaches ground. A circuit breaker, enabled after start-up, trips when the sense voltage exceeds 25mV for 22μs. To disable current limit, connect this pin to  $3V_{IN}$ .

**5VGATE:** Gate Drive for 5V Supply External N-Channel MOS-FET. An internal 20μA current source charges the gate of the external N-channel MOSFET. An internal clamp limits the gate voltage to 6.2V above  $5V<sub>OUT</sub>$ . During turn-off a 1.3mA pull-down current discharges  $5V<sub>GATF</sub>$  to ground. During short-circuit a 250mA pull-down current between  $5V<sub>GATF</sub>$  and  $5V<sub>OUT</sub>$  is activated.

**5V<sub>IN</sub>:** 5V Supply, Current Sense and ADC Input. An undervoltage lockout circuit, with 16mV or 10mV of hysteresis, prevents any external MOSFET from turning on when this pin is below 4.38V or 2.8V depending on the state of the CFG pin.



## **PIN FUNCTIONS**

**5V<sub>OUT</sub>:** 5V Gate Drive Return; Foldback, ADC and Power Bad Input. Connect this pin to the source of the 5V supply external N-channel MOSFET switch for gate drive return. Power is considered bad if this pin drops below 4.63V or 2.9V depending on the CFG pin. The comparator on this pin has a built-in hysteresis of 17mV or 11mV. This pin is also an input to the ADC and the current limit foldback circuit. A 180 $\Omega$  active pull-down discharges 5V<sub>OUT</sub> to ground when the external MOSFET is turned off.

**5V<sub>SENSE</sub>:** 5V Supply Current Sense and ADC Input. Connect this pin to the output of the 5V current sense resistor. The current limit circuit controls the  $5V_{GATE}$  pin to limit the sense voltage between the  $5V_{IN}$  and  $5V_{SENSE}$  pins to 25mV or less during start-up and 75mV thereafter. During start-up a foldback feature reduces the current limit to 7.5mV as the 5 $V_{\text{OUT}}$  pin approaches ground. A circuit breaker, enabled after start-up, trips when the sense voltage exceeds 25mV for 22μs. To disable current limit, connect this pin to  $5V_{IN}$ .

**ADR0 to ADR3:** Serial Bus Address Inputs. ADR0 and ADR1 are two-state inputs; ADR2 and ADR3 are threestate inputs. Tying these pins to ground, open or INTV $_{\text{CC}}$ configures one of 32 possible addresses. The addressing scheme is compatible with the CompactPCI geographic addressing for slot identification. See Table 5 in Applications Information.

**ALERT#:** Fault Alert Output. Open-drain logic output that can be pulled to ground, when a fault occurs, to alert the host controller. A fault alert is enabled by the ALERT register. This device is compatible with SMBus alert protocol. See Applications Information. Tie to ground if unused.

**BD\_SEL#:** Board Present Input. Ground this pin to enable the N-channel MOSFETs to turn on. When this pin is high, the MOSFETs are off. An internal 10μA current source pulls up this pin to  $INTV_{CC}$ . Transitions on this pin will be recorded in the FAULT2 register. A high-to-low transition activates the logic to read the state of the ON pin and clear faults. See Applications Information.

**CFG:** Supply Configuration Three-State Input. When this pin is grounded, all four supply inputs must satisfy their undervoltage lockout levels to allow the external MOSFETs to turn on. Floating this pin disables  $V_{EE}$  undervoltage lockout and power bad functions, allowing other supplies to turn-on even when –12V supply is absent. Tying this pin to INTV<sub>CC</sub> not only disables  $V_{FF}$ , but also converts the  $5V_{IN}$  undervoltage, power bad and ADC levels to 3.3V levels. This allows using an extra 3.3V supply instead of a 5V supply as in a PCI Express application.

**EXPOSED PAD (Pin 39, UHF Package):** Exposed Pad may be left open or connected to device ground.

**GND:** Device Ground.

**GPIO1 to GPIO3 (GPIO2, GPIO3 on UHF package only):** General Purpose Input/Output and ADC Input. Open-drain logic outputs and logic inputs. Any one of the three pins can be multiplexed to the GPIO channel of the internal ADC. GPIO1 has a state change fault associated with it. The GPIO register (Table 13) contains status and control bits for these pins.

**HEALTHY#:** Board Power Status Output. This pin is pulled low by an open-drain output when all supply outputs are above their power bad thresholds and when all external N-channel MOSFETs are on. When any supply output falls below its power bad threshold voltage, this pin will go high after a 15μs deglitching time.

**INTV<sub>CC</sub>:** Internal Low Voltage Supply Decoupling Output. Connect a  $0.1\mu$ F capacitor from this pin to ground. When this pin falls below 3.8V, the internal registers are reset.

**LOCAL\_PCI\_RST#:** Reset Output. This pin is pulled low by an open-drain output whenever HEALTHY# is high or when the PCI RST# input is low. Tie to ground if unused.

**ON:** On Control Input. A rising edge turns on the external N-channel MOSFETs and a falling edge turns them off. This pin is also used to configure the state of the FET On control bits (and hence the external FETs) in the ON register. For example, if the ON pin is tied high, then one or all (depending on the Sequence control bit) FET On control bits will go high 100ms after power-up. Likewise if the ON pin is tied low then the part will remain off after power-up until the FET On control bits are set high using the  ${}^{12}C$ bus. If the Sequence control bit is set, taking ON pin high turns on the supplies in a 12V, 5V, 3.3V, –12V sequence. A high-to-low transition on this pin will clear faults.



### **PIN FUNCTIONS**

**PCI\_RST#:** Reset Input. Pulling this pin low causes LO-CAL\_PCI\_RST# to pull low. When high, LOCAL\_PCI\_RST# is the logical inverse of HEALTHY#. Tie to  $INTV_{CC}$  if unused.

**PGI:** Power Good Input. Tie this pin to the RESET output of an external supply monitor or power good output of a DC/DC converter. When all supplies have been turned on, a timing cycle is started at the end of which the PGI pin is sampled. If it is low, all external MOSFETs are shut off. If the PGI Disable control bit C3 is not set, pulling this pin low for more than 20μs during normal operation will also shut off all MOSFETs. Tie to  $INTV_{CC}$  if unused.

**PRECHARGE:** Bus Precharge Output. This pin can source 70mA at 1V as soon as  $3V_{IN}$  is powered-up. Leave it open if unused.

**SCL:** Serial Bus Clock Input. Data at the SDA pin is shifted in or out on rising edges of SCL. This is a high impedance pin that is generally driven by an open-collector output from a master controller.

**SDA:** Serial Bus Data Input and Output. This is a high impedance input when address, command or data bits are shifted in. It is an open-drain output when sending data back to the master controller or acknowledging a write operation. An external pull-up resistor or current source is required.

**SS:** Soft-Start Input. Connect a capacitor between this pin and ground to set the rate of increase of current limit during start-up for dI/dt limited inrush current. When an external MOSFET is turned on, a 20μA pull-up current charges the capacitor. The voltage ramp on the capacitor is converted into an internal current limit increasing linearly with time. Leave it open if dI/dt limited inrush is not required.

**TIMER:** Timer Input. A capacitor between this pin and ground sets the duration of the start-up, PGI and auto-retry timing cycles to be 23.3ms/μF, 233ms/μF and 1.17s/μF respectively. A timing cycle consists of TIMER being charged to 2.56V with an internal pull-up current source and then being reset by a switch to ground. The timing cycle ends when TIMER falls below 0.23V. The start-up, PGI and auto-retry timing cycles use 100μA, 10μA and 2μA pull-up current sources respectively.

**VEEGATE:** Gate Drive for -12V Supply External N-Channel MOSFET. An internal 20μA current source charges the gate of the external N-channel MOSFET. An internal clamp limits the gate voltage to 6.2V above  $V_{FFIN}$ . During turn-off, a 3.5mA pull-down current discharges  $V_{FFGATF}$ to  $V_{EEN}$ . During short-circuit a 65mA pull-down current between  $V_{EEGATE}$  and  $V_{EEIN}$  is activated. If a -12V supply is not available, connect  $V_{FFGATF}$  to ground and use the CFG pin appropriately.

**V<sub>FFIN</sub>:**  $-12V$  Supply, Current Sense and ADC Input. An undervoltage lockout circuit, with 38mV hysteresis, prevents any external MOSFET from turning on when this pin is above  $-10.5V$ . The V<sub>FFIN</sub> undervoltage lockout can be disabled by using the CFG pin. If a –12V supply is not available, connect  $V_{E E}$  to ground and use the CFG pin appropriately.

**VEEOUT:**  $-12V$  Supply Foldback, ADC and Power Bad Input. Connect this pin to the drain of the –12V supply external N-channel MOSFET switch. Power is considered bad if this pin rises above –11.1V. The comparator on this pin has a built-in hysteresis of 54mV. The  $V_{EEOUT}$  power bad function can be disabled by using the CFG pin. This pin is also an input to the ADC and the current limit foldback circuit. A 1800Ω active pull-up discharges V<sub>EEOUT</sub> to ground when the external MOSFET is turned off. If a –12V supply is not available, connect  $V_{FFOUT}$  to ground and use the CFG pin appropriately.

**VEESENSE:** -12V Supply Current Sense and ADC Input. Connect this pin to the output of the –12V current sense resistor. The current limit circuit controls the  $V_{EEGATE}$  pin to limit the sense voltage between the  $V_{\text{EESENSE}}$  and  $V_{\text{FFIN}}$ pins to 50mV or less during start-up and 150mV thereafter. During start-up a foldback feature lowers the current limit to 16mV as the  $V_{FFOUT}$  pin approaches ground. A circuit breaker, enabled after start-up, trips when the sense voltage exceeds 50mV for 22μs. To disable current limit, connect this pin to  $V_{\text{EEN}}$ . If a -12V supply is not available, connect V<sub>FFSENSE</sub> to ground and use the CFG pin appropriately.



## **BLOCK DIAGRAM**





# **OPERATION**

### **Start-Up**

The LTC4245 is designed to turn a board's supply voltages on and off in a controlled manner, allowing the board to be safely inserted or removed from a live backplane slot. When a supply turn-on command is received, current sources start pulling up the TIMER and SS pins. The 100 $\mu$ A I<sub>TMR</sub> current and the external TIMER capacitor determine the time a supply can be in current limit during start-up. The gate of a supply's external N-channel MOSFET is servoed by an amplifer  $(ACL_n)$  so that the current, as indicated by the sense resistor voltage drop, never exceeds an internal current limit. This current limit rises at a rate determined by  $\lg s$  and the capacitor at the SS pin. A foldback circuit determines the maximum value of the current limit and reduces it to 30% of the maximum when a supply's output is shorted to ground. When the TIMER pin crosses 2.56V it is reset to ground and the start-up timing cycle ends. If a supply is still in current limit all gates are turned off, an overcurrent fault is logged and the TIMER goes through a cool-down timing cycle using  $2\mu A$  for  $I<sub>TMR</sub>$ . Otherwise, its circuit breaker ( $ECB_n$ ) is armed and the current limit is raised to 3 times the circuit breaker threshold. The SS pin is then reset by switch M2.

Any combination of the four supplies can be turned on together or one after another. Whenever a supply is ramping up, its output voltage will affect, through the foldback circuit, where the internal current limit ramp stops. The default configuration turns on all supplies together. If sequence control bit C6 (Table 9) is set, the supplies turn on in a 12V, 5V, 3.3V, –12V sequence. With this bit set, the end of a supply ramp-up triggers the start of the next one in the sequence. The I<sup>2</sup>C interface allows independent on and off control for each supply through its On control bit. Turn-off is simultaneous under fault conditions and when using the ON or BD SEL# pins.

At the end of the last start-up timing cycle,  $HEALTHY#$ is pulled low by M3 if all supply outputs are above their power bad thresholds. LOCAL\_PCI\_RST# which was held low (M4), now follows PCI\_RST#. The TIMER pin goes through a PGI timeout cycle using  $10\mu A$  for  $I<sub>TMR</sub>$ . The PGI pin is sampled at the end of the cycle. If it is low, then all external MOSFETs are shut-off, a PGI fault is logged and TIMER goes through a cool-down cycle using 2μA for  $I<sub>TMR</sub>$ . If PGI is high, the part enters the normal mode of operation.

### **Normal Operation**

During normal operation, the gates of the MOSFETs are clamped about 6.2V above their sources. The 12V gate driver uses a charge pump, the 5V and 3.3V gate drive is derived from  $12V_{IN}$  and the  $-12V$  gate drive from INTV<sub>CC</sub>. Each supply is continuously monitored for undervoltage, overcurrent and power bad conditions. Overcurrent monitoring consists of an electronic circuit breaker comparator  $(ECB_n)$  and an active current limit circuit  $(ACL_n)$  set at 3x the ECB threshold. Undervoltage and overcurrent faults cause all MOSFETs to be shut off. A power bad condition causes HEALTHY# to go high impedance and LOCAL\_PCI\_RST# to pull low, without shutting off the MOSFETs. If the PGI pin is not disabled (register bit C3 not set), then PGI pin going low will also shut off all MOSFETs.

### **ADC**

Included in the LTC4245 is an 8-bit A/D converter. The converter has a 13-input multiplexer to select between input, output and current sense voltage of each supply, and the GPIO channel. The ADC can either cycle through all channels or measure a channel on-demand.

### **Serial Interface**

An  $1^2C$  interface is provided to read from or write to the status, control and A/D registers. It allows the host to poll the device and determine if faults have occurred. If the ALERT# line is used as an interrupt, the host can respond to a fault in real time. The LTC4245 I<sup>2</sup>C interface slave address is decoded using the ADR0 to ADR3 pins.

### **Confi guration, GPIO and Precharge**

The three-state CFG pin can be used to disable the  $V_{FF}$ undervoltage lockout, power bad and foldback functions. It can also convert the 5V undervoltage, power bad and ADC levels to 3.3V levels. The GPIO1 to GPIO3 pins can be used as general purpose inputs or outputs (M5 to M7). One of the pins can also be multiplexed to the GPIO channel of the ADC. A 1V reference voltage derived from  $3V_{IN}$  is provided at the PRECHARGE pin. This can be used to pre-charge I/O lines on the board so as not to corrupt the backplane bus.







**Figure 1. CompactPCI Application Figure 1. CompactPCI Application**

4245fa

14

The typical LTC4245 application is in a high availability system where boards using multiple supplies are hot plugged. The device enables the system to periodically monitor board power consumption and fault status over the I2C interface. Boards in CompactPCI and PCI Express systems typically utilize three to four supplies. Figure 1 shows the LTC4245 being used in a CompactPCI application.

The following sections describe the turn on, turn off and fault response behavior of the LTC4245. The ADC and <sup>12</sup>C interface are discussed next. External component selection is discussed in detail in the Design Example section.

#### **CPCI Connection Pin Sequence**

The staggered lengths of the CPCI male connector pins on the backplane ensures that all power supplies are physically connected to the LTC4245 before back-end power is allowed to ramp up (BD\_SEL# asserted low). The long pins, which include 5V, 3.3V,  $V(1/O)$  and GND, mate first. The short BD SEL# pin mates last. At least one long 3.3V power pin must be connected to the LTC4245 in order for the PRECHARGE pin voltage to be available before the CPCI bus pins mate.

The following is a typical hot plug sequence.

- 1. ESD clips make contact.
- 2. Long power and ground pins make contact and Early Power is established. The 1V precharge voltage becomes valid at this stage. Power is also applied to the pull-up resistors connected to the HEALTHY# and BD SEL# signals. LOCAL\_PCI\_RST# is held in reset. All power switches are held off at this stage of insertion.
- 3. Medium length pins make contact. The 12V and –12V connector pins make contact at this stage. The internal low voltage supply of the LTC4245 (INTV<sub>CC</sub>) powers up from the 12V supply. An internal 10μA pull-up from  $INTV_{CC}$  to BD\_SEL# turns on. Other connector pins that mate are HEALTHY#, PCI\_RST# and the bus I/O pins (which are precharged to 1V).
- 4. Short pins make contact. If the BD SEL# signal is grounded on the backplane, the plug-in board power-up cycle may begin immediately. If the ON pin

 is tied high then turn-on is automatic, else the LTC4245 waits for a serial bus turn-on command. System backplanes that do not ground the BD\_SEL# signal will instead have circuitry that detects when BD\_SEL# makes contact with the plug-in board. The system logic can then control the power up process by pulling BD SEL# low. The precharge potential may be optionally disconnected from the CPCI bus signals at this stage.

### **Turn-On**

The back-end power planes are isolated from the input power planes by external N-channel pass transistors Q1 through Q4. Sense resistors R1 to R4 provide current fault detection. Resistors R5 to R8 prevent high frequency oscillations in MOSFETs Q1 to Q4 respectively.

The following conditions must be satisfied for a duration of 100ms before the external switches can be turned on.

- 1. All input supplies and the internally generated supply,  $INTV<sub>CC</sub>$ , must exceed their undervoltage lockout thresholds. The  $V_{EE}$  undervoltage lockout can be disabled by not tying the CFG pin low.
- 2. No undervoltage, overcurrent or PGI fault bits must be set unless the corresponding auto-retry is enabled. When  $12V_{IN}$  powers up for the first time, INTV<sub>CC</sub> rises above its undervoltage threshold which generates a 60μs to 120μs internal power-on-reset pulse. During reset, the fault registers are cleared and the control bits are initialized. If  $INTV_{CC}$  is already up, then the I2C interface can be used to clear the fault bits or set the auto-retry bits.
- 3. The BD\_SEL# pin must be pulled low.

When these initial conditions are satisfied, the ON pin is checked. If it is high, the four FET On control bits (D0 to D3) are set either simultaneously (the default state) or in a 12V, 5V, 3.3V, –12V sequence (register bit C6 set). If ON is low, the external switches turn on when the ON pin is brought high or if a serial bus turn-on command is received. Figure 2 shows all supplies turning on after BD SEL# goes low.

When a switch is to be turned on, an internal 100μA current source is connected to the TIMER pin and a 20μA current to SS pin. The gate of each ramping supply's pass transistor is servoed by an internal amplifier, so the supply current never exceeds an internal current limit. This internal current limit starts off with a negative value, which makes the amplifier pull the gate low. The voltage ramp on the SS pin is converted to a current limit rising linearly with time. The amplifier releases the gate as the current limit crosses zero. An internal current source starts charging up the gate. When the gate voltage reaches the MOSFET threshold voltage, the switch begins to turn on. The amplifier once again starts modulating the gate pull-up current so that the sense resistor voltage drop follows the internally set current limit. The rate of rise of the inrush current is given by:

$$
\frac{dI_{INRUSH}}{dt} = \frac{G_{SS}}{R_{SENSE}} \cdot \frac{dV_{SS}}{dt}
$$
\n(1)

$$
\frac{\text{uv}_{\text{SS}}}{\text{dt}} = \frac{\text{v}_{\text{SS}}}{C_{\text{SS}}} \tag{2}
$$

 $G_{SS}$  is the ratio of the change in current limit to the change in SS pin voltage. The rising current limit will stop at a level depending on the foldback circuit. The foldback circuit monitors the outputs of all supplies which are ramping. In the worst case, a supply output could be shorted to ground. In this case the foldback circuit reduces the current limit to 30% of the maximum as shown in the Typical Performance Curves. To set an inrush current lower than the foldback level, a series R-C network can be connected between the gate pin and ground ( $V_{FFOUT}$  for  $-12V$  supply) (Figure 3). This allows charging the output load beyond the time dictated by the TIMER capacitor. When the rising internal current limit exceeds the dV/dt set inrush current, the current limit amplifier goes open loop. If any ramping supply's amplifier is open loop the SS pin current drops to 2μA from 20μA, thus slowing the current limit rise. This would affect the other supplies ramp-up in case of simultaneous turn-on. A 100kΩ resistance ensures that the capacitor charge is decoupled during a fast gate turnoff. The capacitor value is determined by:

$$
C_{GATE} = \frac{I_{GATE(UP)}}{I_{INRUSH}} \cdot C_{LOAD}
$$
 (3)

Meanwhile the TIMER pin ramps up to 2.56V, when it is reset to ground. Current limit faults on the ramping supplies are ignored during this time period. The start-up timing cycle ends when the TIMER pin falls below 0.23V. The SS pin is reset, the circuit breaker for the supply is armed and its current limit raised to 3x the circuit breaker threshold. In a sequenced turn-on the part will start another TIMER and SS cycle to ramp up the next supply. If supplies are being turned on through the serial bus, it will wait for the next turn-on command.

Once all supplies have been turned on and all their outputs are within tolerance, HEALTHY# will pull low and LO-CAL PCI RST#, which was low, will now follow PCI RST#. The TIMER pin is now pulled up by a 10μA current source while SS pin remains in reset. When TIMER reaches 2.56V, it is reset to ground. As it crosses 0.23V the PGI pin is sampled. If it is low then all switches are turned off.







**Figure 4. Normal Turn-Off Waveform**

#### **Turn-Off**

The switches can be turned off by a variety of conditions.

- 1. ON pin going low or BD\_SEL# going high turns off all switches.
- 2. Individual switches can be turned off by resetting the particular FET On control bit (D0 to D3) through the serial bus.
- 3. A variety of fault conditions will turn off all switches together. These include supply undervoltage, overcurrent circuit breaker and PGI faults.
- 4. Writing a logic one into the undervoltage, overcurrent or PGI fault bits will turn off all switches, if the corresponding autoretry is not enabled.

Normally the 12V, 5V and 3.3V switches are turned off with a 1.3mA current pulling down the gate to ground.  $V_{\text{FEGATE}}$  is pulled through a resistive switch to  $V_{\text{FFIN}}$ . All supply outputs are also discharged to ground through internal switches. When any MOSFET is shut off, the HEALTHY# signal pulls high and LOCAL PCI RST# will be asserted low. Figure 4 shows all supplies being turned off by BD\_SEL# going high.

#### **ON Register and Sequencing**

The LTC4245 features an ON register (Table 10) consisting of four On control bits (D0 to D3) and four On status bits (D4 to D7). D0 to D3 provide independent on/off control for each supply through the  $1^2C$  bus. Bits D4 to D7 report the on status of each supply. Even though a supply may be commanded to turn-on by setting its On control bit, it may remain off (On status bit low) because the conditions to turn on, as listed in the Turn-On section, may not be present.

The sequence control bit, C6, determines whether the four supply MOSFETs turn-on together or in a fixed sequence. The default state is no sequencing. In this case taking the ON pin high sets all the four On control bits. If the start-up conditions are satisfied, all switches will turn on under the control of a single TIMER and SS cycle. Due to different input voltage offsets in the current limit amplifier of each supply, the gate turn-on of all MOSFETs will not occur at the same moment but will happen in random order depending on amplifier offset and soft-start ramp rate. The gate turn-ons will be truly simultaneous only if SS pin is left open.

If bit C6 is set, then the ON pin going high sets only the 12V On control bit, D0. The 12V back-end supply ramps up. The end of the TIMER and SS cycle sets the 5V On control bit, D1, starting the ramp of the 5V supply output. The end of the 5V timing cycle sets bit D2 and the end of the 3.3V ramp sets bit D3. In this way, the four On control



**Figure 5. Sequential Turn-On Waveform**

bits get set one after another, leading to a 12V, 5V, 3.3V, –12V start-up sequence. Figure 5 illustrates this. If C6 is set and any of the start-up conditions goes bad, all switches turn-off, and all On control bits except D0 are reset. This ensures that the part goes through a sequenced turn-on during auto-retry. D1 to D3 are also reset when BD\_SEL# goes low with C6 set.



When the sequence bit C6 is set, setting the On control bit of a supply, through the  $1^2C$  interface, starts the supply turn-on sequence from that supply onwards. For example, setting bit D1 will turn-on 5V, 3.3V, –12V supplies, in that order. A logic one can then be written to bit D0 to ramp the 12V supply. At the end of this ramp-up, bit D1 is set. But since 5V is already powered-up, the sequence stops there.

The  $1^2C$  interface provides the most flexibility in turning supplies on and off. With bit C6 cleared, any supply or supplies can be turned on by setting their On control bits. The On control bits cannot be set when any supply is ramping (therefore using TIMER and SS pins). The SS busy bit, A1, indicates this blanking period. The On control bits can be reset though, even when a supply is ramping. Two or more On control bits may be set at the same time to ramp multiple supplies in the same timing cycle. When all supplies are turned on the LTC4245 goes through the PGI timing cycle.

### **Supply Voltage Configuration**

The CFG pin enables the LTC4245 to be used in non-CPCI applications. It is a three-state input pin. In a CPCI application with all four supplies, the CFG pin is tied to ground.

Floating the CFG pin disables the  $V_{FF}$  undervoltage lockout (UVLO), start-up foldback and power bad functions. It also makes the  $\pm$ 12V turn-ons coincident by using the 12V FET On control bit, D0, to control the –12V supply MOSFET. This allows the three positive supplies to power-up and HEALTHY# to assert, even when a negative supply is either unavailable or does not meet the required thresholds. If unused the V<sub>EEIN</sub>, VEESENSE, VEEGATE and VEEOUT pins should be tied to ground. Since the circuit breaker and active current limit circuits are not disabled, a lower negative supply could be hot plugged. It would turn on whenever the 12V supply turns on. Care should be taken that the supply does not collapse under overcurrent conditions. At low supplies, the ECB and ACL circuits stop functioning. With the UVLO already disabled, the LTC4245 may not detect a fault condition on the  $V_{FF}$  supply. Large currents, limited only by MOSFET and sense resistances, could flow, potentially damaging the board traces and connector pins.

If the CFG pin is tied high, the 5V supply thresholds change to 3.3V levels, while keeping the floating state functionality. The 5V supply UVLO, power bad thresholds and foldback profile become similar to those of the 3.3V supply. The  $5V_{IN}$  and  $5V_{OUT}$  inputs to the ADC use the same LSB and full-scale as the  $3V_{IN}$  and  $3V_{OUIT}$  pins. This allows the use of an extra 3.3V supply instead of a 5V supply as in a PCI Express application.

### **Overcurrent Fault**

The LTC4245 has different current limiting behavior during start-up, when supply ramps up under TIMER and SS control, and normal operation. As such it can generate an overcurrent fault during both phases of operation. Both set the faulting supply's overcurrent fault bit (bits E4 to E7) and shut off all external FETs.

During start-up when both TIMER and SS are ramping, the current limit is a function of SS pin voltage and the ramping supplies' output voltages. A supply could power up entirely in current limit depending on the bypass capacitor at the outputs of the ramping supplies. The TIMER pin sets the time duration for current limit during start-up. This time involves the TIMER charging up to 2.56V with a 100μA current source and then resetting to 0.23V with a switch. At the end of the timing cycle if the supply is still in current limit, i.e., the gate of it's external MOSFET is still being actively controlled, an overcurrent fault is declared for that supply and all MOSFETs are shut off (Figure 6). Therefore the maximum time a supply can stay in current limit at start-up is given by:



**Figure 6. Start-Up Into a Short on 3.3V Output**



### **APPLICATIO S I FOR ATIO U W U U**

After the switches are turned off, the TIMER pin begins charging up with a 2μA pull-up current. When it reaches 2.56V it is reset to ground with a switch. During this cooldown cycle, the overcurrent fault bit cannot be reset. After this cycle, the switches will be allowed to turn on again if the overcurrent fault bit is cleared. However, if the overcurrent autoretry bit, C1, has been set then the switches turn on again automatically after the 100ms turn-on delay (without resetting the overcurrent fault).

After start-up, a supply has dual-level glitch-tolerant protection against overcurrent faults. The sense resistor voltage drop is monitored by an electronic circuit breaker (ECB) and an active current limit (ACL). In the event that a supply's current exceeds the ECB threshold, an internal timer is started. If the supply is still overcurrent after 22μs, the ECB trips and all supplies are turned off (Figure 7). An analog current limit loop prevents the supply current from exceeding 3x the ECB threshold in the event of a short circuit (Figure 8). The  $22\mu s$  filter delay and the higher ACL threshold prevents unnecessary resets of the board due to minor current surges. The LTC4245 will stay in the latched off state unless bit C1 is set, in which case the switches turn on after a 100ms delay. Note that foldback is not active after start-up.

#### **Undervoltage Fault**

An undervoltage fault occurs when any of the input supplies falls below its undervoltage threshold for more than 3.5μs (5.5μs for  $V_{FFIN}$ ). This turns off all switches immediately and sets the undervoltage present bit A0 and the corresponding undervoltage fault bit (bits E0 to E3).



**Figure 7. Overcurrent Fault on 5V Output Figure 8. Short-Circuit Fault on 12V Output**

If the supply subsequently rises above the threshold for 100ms, the switches will turn on again unless the undervoltage auto-retry has been disabled by clearing bit C0. When power is first applied to the device, if any supply is below its threshold after  $INTV_{CC}$  crosses its undervoltage lockout threshold, an undervoltage fault will be logged in the FAULT1 register.

#### **PGI Fault**

The PGI pin can be used to shut off the board's input supplies in case downstream supplies fail to enter regulation in time. It can be tied to the reset output of a monitor IC or the powergood pin of a DC/DC converter.

After all supply outputs have been powered up, a timing cycle is started with a 10μA current pulling up the TIMER pin. When TIMER reaches 2.56V it is reset to ground by a switch. As TIMER falls below 0.23V, the PGI pin is sampled. If it is low, the PGI fault bit F4 is set and all external FETs are shut off. A cool-down timing cycle is started using a 2μA pull-up current on TIMER pin. Bit F4 cannot be reset during this time. After this cycle, the switches will be allowed to turn on again if the PGI fault bit is cleared. However, if the PGI autoretry bit, C4, has been set then the switches turn on again automatically after the 100ms turn-on delay.

By default, the PGI pin is ignored during normal operation. It can be enabled by clearing PGI disable bit C3. Now, if PGI pin goes low for more than 20μs, all FETs will be shut off. If bit C4 is set, the switches will turn on after the 100ms turn-on delay.



### **Power Bad Fault**

A power bad condition exists when any supply output drops below its power bad threshold for more than 15μs (17μs for  $V_{FFOUT}$ ). This sets bit A2 in the STATUS register. The HEALTHY# output goes high impedance, and LOCAL PCI RST# pin is pulled low. If the gate of the supply's MOSFET is enhanced, a power bad fault is logged in bits F0 to F3 of the FAULT2 register. A circuit will prevent power bad fault bits being set if the external MOSFET gate-to-source voltage is low, eliminating false power bad faults during power-up or power-down. If the supply output subsequently rises back above the threshold, bit A2 will be cleared, HEALTHY# will pull low and LOCAL\_PCI\_RST# will follow PCI\_RST#.

### **BD\_SEL# Change of State**

Whenever the BD  $SEL#$  pin toggles, bit F6 is set to indicate a change of state. When the BD  $SEL#$  pin goes high, indicating board removal, all switches turn off immediately. Bit A6 reports the current state of this pin. If the BD SEL# pin is pulled low, indicating a board insertion, all fault bits except F6 will be cleared. If the sequence bit C6 is set, then On control bits D1 to D3 are also cleared. If the BD SEL# pin remains low for 100ms the state of the ON pin will be captured in either D0 to D3 or only D0, depending on sequence bit C6. This turns on the switches if ON pin is tied high. There is an internal  $10\mu A$  pull-up current source on the BD SEL# pin from INTV<sub>CC</sub>.

If the system shuts down due to a fault, it may be desirable to restart the system simply by removing and reinserting a load card. In cases where the LTC4245 and the switches reside on a backplane or midplane (as in a PCI Express application) and the load resides on a plug-in card, the BD SEL# pin can be used to detect when the plug-in card is removed (see Figure 9). Once the plug-in card is reinserted the two fault registers are cleared (except for F6). After 100ms the state of ON pin is latched into bits D0 to D3. At this point the system will start up again.

If a connection sense on the plug-in card is driving the BD SEL# pin, the insertion or removal of the card may cause the pin voltage to bounce. This will result in clearing the fault register when the card is removed. The pin can be debounced using a filter capacitor,  $C_{BD}$   $_{SEL\#}$ , on the BD  $SEL#$  pin as shown in Figure 9. The filter time is given by:

$$
t_{\text{FILTER}} = C_{\text{BD\_SEL}} \cdot 123 \text{ [ms / }\mu\text{F}] \tag{5}
$$

### **FET Short Fault**

A FET short fault will be reported if the data converter measures a supply's current sense voltage greater than 7 LSB while the supply's pass transistor is turned off. This condition sets the FET short present bit, A5, and the FET short fault bit F5. Reading the On status bits (D4 to D7) and the ADC current sense voltage data registers (J, M, P, S) can help debug which supply's MOSFET might be potentially shorted. A false FET short fault might be reported if an input supply power-up is delayed by more than 500ms after INTV $_{\text{CC}}$  is up.

### **Fault Alerts**

When any of the bits in fault registers E and F are set, an optional bus alert can be generated by setting the appropriate bit in the ALERT register B. This allows only selected faults to generate alerts. At power-up the default state is not to alert on faults. If an alert is enabled, the corresponding fault will cause the ALERT# pin to pull low. See the Alert Response Protocol section for more information.



\*ADDITIONAL DETAILS OMITTED FOR CLARITY

**Figure 9. Plug-In Card Insertion/Removal**

### **APPLICATIO S I FOR ATIO U W U U**

#### **Resetting Faults**

The two fault registers E and F can be reset in any of the following ways:

- 1. Writing zeros to the registers using the  $1<sup>2</sup>C$  bus.
- 2. Taking the ON pin high to low resets both registers.
- 3. INTV $_{\text{CC}}$  falling below its undervoltage lockout threshold.
- 4. Bringing BD SEL# from high to low clears all fault bits except bit F6. Bit F6, which indicates a BD SEL# change of state, will be set.

Note that faults that are still present cannot be cleared. Overcurrent and PGI faults are continuously set during their cool-down timing cycles and hence cannot be reset for that duration. The fault registers will not be cleared when auto-retrying. When autoretry is disabled the existence of an undervoltage (E0 to E3), overcurrent (E4 to E7) or PGI (F4) fault keeps the switches off. As soon as the fault is cleared, the switches will turn on.

#### **Precharge**

The PRECHARGE pin provides a 1V voltage (using a divided down  $3V_{IN}$  as the reference) that is used to bias the CPCI bus connector pins during board insertion and extraction. The pin can source 70mA without losing regulation. An external 18Ω resistor from this pin to ground provides the current sink capability. At least one long 3.3V connector pin must be connected to  $3V_{IN}$  to provide early power to the precharge circuit.

Resistors are used to connect the 1V bias voltage to the CPCI bus signals. For 5V signaling this resistance must be greater than 10kΩ - 5% (Figure 1). For 3.3V signaling if the leakage current on the I/O line is greater than 2µA, the precharge resistors need to be disconnected during normal operation. Figure 10 shows a circuit that uses a bus switch to accomplish this. The connection is made when the voltage on the BD  $SEL#$  pin is pulled up to 5V, which occurs just after the long pins have made contact. The resistors are disconnected when the short BD  $SEL#$ connector pin makes contact and the BD\_SEL# voltage drops below 4.4V thus causing  $\overline{OE}$  to be pulled high by



**Figure 10. Precharge Bus Switch Application Circuit for 3.3V and Universal Hot Swap Boards**

Q5. The CPCI specification assumes that there is a diode to 3.3V on the circuit that is driving the BD\_SEL# pin. If the BD  $SEL#$  pin is being driven high, the actual voltage on the pin will fall to approximately 3.9V from 5V. This is still above the threshold of the LTC4245 BD\_SEL# pin, but low enough for Q5 to pull OE high. Since the bus switch is powered off an early power plane, a 100Ω resistor should be placed in series with its  $V_{DD}$ .

When the plug-in card is removed from the backplane, the BD  $SEL#$  connection is broken first, and the BD  $SEL#$ voltage pulls up to 5V. This causes Q5 to turn off, which re-enables the bus switch, and the precharge resistors are again connected to the PRECHARGE pin for the remainder of the extraction process.

### **Data Converter**

The LTC4245 incorporates an 8-bit data converter that continuously converts thirteen different channels. Twelve of these channels are used for each supply's input, current sense and output voltages. One of the three GPIO pins can be multiplexed to the thirteenth channel using bits G6 and G7. The results from each conversion are stored in registers I through U and are updated once every 665ms. Since the ADC is powered off INTV<sub>CC</sub>, which is derived from  $12V_{IN}$ , it is not possible to convert  $12V_{IN}$  below about 8V as the ADC and serial bus are held in reset.

The ADC can also measure a particular channel on-demand. First the ADC needs to be taken out of it's free-running mode by setting control bit C7. The ADC enters a quiescent state, which is indicated by the ADC busy bit, A7, going to logic zero. Writing the address of a channel to ADCADR register triggers the start of one conversion of that channel's voltage. Bit A7 goes high to indicate ADC activity. It goes low again after the ADC finishes the conversion and writes the result to the channel's data register. The same or different address can be written again to start a new conversion. The quiescent state of the ADC can also be used to read and write from the ADC data registers for software testing purposes. Resetting bit C7 allows the ADC to again start cycling through the thirteen channels starting with the first one.

### **Digital Interface**

The LTC4245 communicates with a bus master using a 2-wire interface compatible with the  $1<sup>2</sup>C$  bus and the SMBus, an  $I^2C$  extension for low power devices.

The LTC4245 is a read-write slave device and supports SMBus Read Byte, Write Byte, Read Word and Write Word commands. The second word in a Read Word command will be identical to the first word. The second word in a Write Word command is ignored. The data formats for these commands are shown in Figures 12 to 15.

### **START and STOP Conditions**

When the bus is idle, both SCL and SDA must be high. A bus master signals the beginning of a transmission with a START condition by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the slave, it issues a STOP condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.

### **I 2C Device Addressing**

Thirty-two distinct bus addresses are configurable using the two-state ADR0, ADR1 pins and the three-state ADR2, ADR3 pins. Table 5 shows the correspondence between pin states and addresses. Note that address bits B7 and B6 are internally configured to (01)b. The first 16 addresses are compatible with the geographic addressing scheme used in CompactPCI to encode physical slot addresses. In addition, the LTC4245 will respond to two special addresses. Address (0010 111)b is a mass write address used to write to all LTC4245, regardless of their individual address settings. The mass write can be masked by setting register bit C5 to zero. Address (0001 100)b is the SMBus Alert Response Address. If the LTC4245 is pulling low on the ALERT# pin, it will acknowledge this address using the SMBus Alert Response Protocol.

### **Acknowledge**

The acknowledge signal is used for handshaking between the transmitter and the receiver to indicate that the last byte of data was received. The transmitter always releases the





**Figure 11. Data Transfer over I2C or SMBus**



#### **Figure 12. LTC4245 Serial Bus SDA Write Byte Protocol**

		S ADDRESS $\overline{w}$ A COMMAND A DATA A DATA A P				
0 1 a4:a0		xxx b4:b0 $\mathsf{r}$		h7·h0	<b>XXXXXXXX</b>	
						4245 F13

**Figure 13. LTC4245 Serial Bus SDA Write Word Protocol**



4245 F14

**Figure 14. LTC4245 Serial Bus SDA Read Byte Protocol**

		ADDRESS   W   A   COMMAND   A   S   ADDRESS   R   A   DATA   A   DATA						Δ	
a4:a0		xxx b4:b0		l a4:a0		b7:b0			

**Figure 15. LTC4245 Serial Bus SDA Read Word Protocol**

S	AI FRT RESPONSE <b>ADDRESS</b>	R	А	<b>DEVICE</b> <b>ADDRESS</b>	А	
	0001100			01 $a4:200$		
						4245 F16

**Figure 16. LTC4245 Serial Bus SDA Alert Response Protocol**



SDA line during the acknowledge clock pulse. When the slave is the receiver, it must pull down the SDA line so that it remains LOW during this pulse to acknowledge receipt of the data. If the slave fails to acknowledge by leaving SDA HIGH, then the master can abort the transmission by generating a STOP condition. When the master is receiving data from the slave, the master must pull down the SDA line during the clock pulse to indicate receipt of the data. After the last byte has been received, the master will leave the SDA line HIGH (not acknowledge) and issue a STOP condition to terminate the transmission.

### **Write Protocol**

The master begins communication with a START condition followed by the seven bit slave address and the R/W bit set to zero. The addressed LTC4245 acknowledges this and then the master sends a command byte which indicates which internal register the master wishes to write. The LTC4245 acknowledges this and then latches the lower five bits of the command byte into its internal Register Address Pointer. The master then delivers the data byte and the LTC4245 acknowledges once more and latches the data into its internal register. The transmission is ended when the master sends a STOP condition. If the master continues sending a second data byte, as in a Write Word command, the second data byte will be acknowledged by the LTC4245 but ignored.

### **Read Protocol**

The master begins a read operation with a START condition followed by the seven bit slave address and the R/W bit set to zero. The addressed LTC4245 acknowledges this and then the master sends a command byte which indicates which internal register the master wishes to read. The LTC4245 acknowledges this and then latches the lower five bits of the command byte into its internal Register Address Pointer. The master then sends a repeated START condition followed by the same seven bit address with the R/W bit now set to one. The LTC4245 acknowledges and sends the contents of the requested register. The transmission is ended when the master sends a STOP condition. If the master acknowledges the transmitted data byte, as in a Read Word command, the LTC4245 will repeat the requested register as the second data byte.

Note that the Register Address Pointer is not cleared at the end of the transaction. Thus the Receive Byte protocol can be used to repeatedly read a specific register.

### **Alert Response Protocol**

The LTC4245 implements the SMBus Alert Response Protocol as shown in Figure 16. If enabled to do so through the ALERT register B, the LTC4245 will respond to faults by pulling the ALERT# pin low. Multiple LTC4245s can share a common ALERT# line and the protocol allows a master to determine which LTC4245s are pulling the line low. The master begins by sending a START bit followed by the special Alert Response Address (0001 100)b with the R/W bit set to one. Any LTC4245 that is pulling its ALERT# pin low will acknowledge and begin sending back its individual slave address.

An arbitration scheme ensures that the LTC4245 with the lowest address will have priority; all others will abort their response. The successful responder will then release its ALERT# pin while any others will continue to hold their ALERT# pins low. Polling may also be used to search for any LTC4245 that have detected faults. Any LTC4245 pulling its ALERT# pin low will have bit B3 in the ALERT register set. Writing a zero to this bit will release the ALERT# pin.

The ALERT# signal will not be pulled low again until the FAULT1 or FAULT2 register indicates a different fault has occurred or the original fault is cleared and it occurs again. Note that this means repeated or continuing faults will not generate alerts until the associated fault register bit has been cleared. Also, a fault on one supply will not generate an alert if a fault bit of the same kind (undervoltage, overcurrent, power bad) is set for any other supply.

### **General Purpose Input/Outputs (GPIOs)**

The G36 package of the LTC4245 has one GPIO (GPIO1) pin while the UHF package has three (GPIO1 to GPIO3). Bits G0 to G2 in the GPIO register (Table 13) indicate whether a pin is above or below the 1V threshold voltage. Bits G3 to G5 control whether the open-drain output on a GPIO pin pulls low or is high impedance. This can be used to drive external pull-up resistors or LEDs. Register bits G6 and G7 control which one of the three pins is multiplexed to the GPIO channel of the ADC. Whenever the GPIO1 pin





toggles, bit F7 is set to indicate a change of state. If the GPIO1 alert bit B7 is enabled, this feature can be used to alert the host system to a change in state of the board's ejector handles.

#### **Compensating the Active Current Loop**

The four active current limit circuits of the LTC4245 are compensated internally and therefore do not require any RC network on the gate pins. The internal compensation should work for most pass transistors. If the gate capacitance is very small then the best method to compensate the loop is to add a 1nF to 5nF capacitor between the gate and source of the external MOSFET.

#### **Supply Collapse During Transients**

The LTC4245 is designed to ride through supply transients caused by load steps. If there is a shorted load and the parasitic inductance back to the supply is significant, there is a chance that the supply could collapse before the active current limit circuit brings down the gate of the external MOSFET. In this case the undervoltage lockout circuit, which has a 3.5 $\mu$ s (5.5 $\mu$ s for V<sub>FFIN</sub>) filter time, turns off the pass transistors.

#### **Input Overvoltage Transient Protection**

Hot-plugging a board into a backplane generates inrush currents from the backplane power supplies due to the charging of the plug-in board capacitance. To reduce this transient current to a safe level, the CPCI Hot Swap specification restricts the amount of unswitched capacitance used on the input side of the plug-in board. Each medium or long power pin connected to the CPCI female connector on the plug-in board is required to have a 10nF ceramic bypass capacitor to ground. Bulk capacitors are allowed on the switched output side of the LTC4245. Some bulk capacitance is allowed on the Early Power planes, but only because a current limiting resistor is assumed to decouple the connector pin from the bulk capacitance (e.g., see 100Ω to Bus Switch V<sub>DD</sub> in Figure 10).

Disallowing bulk capacitors on the input power pins tends to create a resonant circuit formed by the inductance of the backplane power supply trace and the parasitic capacitance of the plug-in board (mainly due to the large power

MOSFET). Upon board insertion, the ringing of this circuit can exhibit a peak overshoot of 2.5 times the steady-state voltage ( $>30V$  for  $12V_{IN}$ ).

There are two methods for abating the effects of these high voltage transients: using voltage limiters to clip the transient to a safe level and snubber networks. Snubber networks are series RC networks whose time constants are experimentally determined based on the board's parasitic resonance circuits. As a starting point, the capacitors in these networks are chosen to be  $10\times$  to  $100\times$  the power MOSFET's  $C<sub>OSS</sub>$  under bias. The series resistor is a value determined experimentally that ranges from 1Ω to 50Ω, depending on the parasitic resonance circuit. Note that in all LTC4245 circuit schematics, both transient voltage limiters and snubber networks have been added to the  $12V_{IN}$  and  $V_{FFIN}$  supply rails and should always be used. Snubber networks are not necessary on the  $3V_{IN}$  or the  $5V_{IN}$  supply lines since their absolute maximum ratings are 10V. Transient voltage limiters, however, are recommended as these devices provide large-scale transient protection for the LTC4245 in the event of abrupt changes in supply current. All protection networks should be mounted very close to the LTC4245's supply pins using short lead lengths to minimize the trace resistance and inductance. A recommended layout of the 5V and 12V transient protection devices around the LTC4245 is shown in Figure 18.

#### **Design Example**

As a design example, consider a Hot Swap application with the following power supply requirements:

**Table 1. Example Power Supply Requirements**

<b>VOLTAGE</b> <b>SUPPLY</b>	<b>MAXIMUM</b> <b>LOAD</b>	<b>MAXIMUM</b> <b>INRUSH dl/dt</b>	<b>LOAD</b> <b>CAPACITANCE</b>		
	<b>CURRENT</b>				
12V	600 <sub>m</sub> A	150mA/ms	$100 \mu F$		
5V	5Α	1.5A/ms	$2200\mu F$		
3.3V	7Α	1.5A/ms	$2200\mu F$		
$-12V$	300 <sub>m</sub> A	150mA/ms	100 <sub>u</sub> F		

1. Select the appropriate values of  $R_{\text{SENSE}}$  for the supplies. Calculating the value of  $R_{\text{SENSE}}$  is based on  $I_{\text{LOAD}(MAX)}$ and the lower limit for the circuit breaker threshold voltage, ΔV<sub>SNS(CB)(MIN)</sub>. If a 1% tolerance is assumed for the sense resistors, then the following values of resistances should suffice:



**Table 2. Sense Resistance Values**



If necessary, two resistors with the same tolerance can be connected in parallel to yield the 3.5mΩ and 2.5mΩ values.

2. Select the SS capacitor for limiting the rate of rise of inrush current. Equations 1 and 2 lead to the following design equation:

$$
C_{SS(MIN)} \ge \frac{G_{SS} \cdot I_{SS(MAX)}}{R_{SENSE(MIN)} \cdot (dl/dt)_{(MAX)}}
$$
(6)

Applying Equation 6 to the 12V supply, with  $G_{SS}$  of 46mV/V,  $I_{SS(MAX)}$  of 24µA,  $R_{SENSE(MIN)}$  of 49.5m $\Omega$ , and (dl/dt)<sub>(MAX)</sub> of 150mA/ms yields a  $C_{SS(MIN)}$  greater than 149nF. This capacitance value satisfies the dI/dt requirements of the other supplies too. Hence, a 220nF  $(\pm 10\%)$  capacitor is chosen for  $C_{SS}$ .

3. To determine the TIMER capacitance, the time required to completely power-up all supply outputs simultaneously needs to be calculated. There are three parts to this time: time for the internal current limit to cross zero  $(t_1)$ , time for the gate to slew to the MOSFET threshold voltage  $(t_2)$ and the time for the current flow to charge up the load capacitors  $(t_3)$  (see Figure 17).

**t<sub>1</sub>**: The time for the internal current limit to rise above zero is simply:

$$
t_1 = 4 \cdot \frac{I_{FBL(MIN)}}{(dl/dt)_{(MIN)}}
$$
(7)

**t2:** The maximum time for the gate of the external MOSFET to rise to the threshold voltage depends on  $I_{GATE(UP)(MIN)}$  and the gate charge required to turn on the external MOSFET. A typical value for this time is 1ms. This can be verified after the MOSFETs are selected. Since the current limit ramp is almost stopped while any MOSFET is turning on,  $t<sub>2</sub>$  is 4 times 1ms or 4ms, since in the worst case none of the four MOSFET turn-ons overlaps in time.

**t3:** Under simultaneous power-up each output voltage affects the inrush current profile. To simplify calculations, the inrush current profile shown in Figure 17 is chosen. All the current is assumed to charge the load capacitor, i.e., there is no load current. There are four parts to  $t_3$  as shown. Equations 8 to 11 are used to determine  $t_{31}$  to  $t_{34}$ :

$$
t_{31} = \frac{I_{FBL(MIN)}}{(dl/dt)_{(MIN)}}
$$
\n(8)

$$
t_{32} = \frac{C_{L} \cdot V_{FB}}{I_{FBL(MIN)}} - 0.5 \cdot t_{31}
$$
 (9)

$$
t_{33} = min \left( \frac{\frac{I_{FBH(MIN)} - I_{FBL(MIN)}}{(dl/dt)_{(MIN)}}}{\sqrt{\frac{2 \cdot C_L \cdot (V_{OUT} - V_{FB})}{(dl/dt)_{(MIN)}} + t_{31}^2} - t_{31}} \right)_{(10)}
$$

t<sub>34</sub> =max

$$
\left(\frac{0, \sum_{L} \cdot (V_{OUT} - V_{FB}) - 0.5 \cdot t_{33} \cdot (I_{FBL(MIN)} + I_{FBH(MIN)})}{I_{FBH(MIN)}}\right) \tag{11}
$$



**Figure 17. Inrush Current Profile for Design Example** 



The inputs to the above equations are pre-calculated in Table 3.









**Table 4. t3 Calculation Results**

Therefore the TIMER capacitance value is constrained by the  $-12V$  supply inrush current. The total time  $(t_1 + t_2 +$  $t_3$ ) is approximately 30ms. Equation 4 gives the capacitor value to be:

 $C_{T(MIN)} \ge 30$ ms / K<sub>TMCAP(MIN)</sub> = 1.5μF (12)

So a value of  $2.2\mu$ F ( $\pm$ 10%) should suffice.

4. The next step is to select MOSFETs for the four supplies. The IRF7413 is selected for 12V, Si7880DP for 5V and 3.3V, and Si4872 for –12V Supply. The Si7880DP's on resistance is less than 4.25m $\Omega$  for V<sub>GS</sub> = 4.5V and a junction temperature of 25°C.

Since the maximum load current requirement for the 3.3V supply is 7A, the steady-state power the MOSFET may be required to dissipate is 208mW. The Si7880DP has a maximum junction-to-ambient thermal resistance of 65°C/W. If a maximum ambient temperature of 50°C is assumed, this yields a junction temperature of 63.5°C. According to the Si7880DP's Normalized On-Resistance vs Junction Temperature curve, the device's on-resistance can be expected to increase by about 15% over its room temperature value. Recalculation of the steady-state values of R<sub>ON</sub> and junction temperature yields approximately 4.9mΩ and 67°C, respectively. The I • R drop across the 3.3V sense resistor and series MOSFET at maximum load current under these conditions will be less than 52mV.

The energy dissipated in the MOSFET during power-up is the same as that stored into the load capacitor. The average power dissipated in the MOSFET is:

$$
P_{ON} = \frac{C_L \cdot V_{OUT}^2}{2 \cdot t_3} \tag{13}
$$

The 12V MOSFET's single-pulse  $\theta_{\sf JA(MAX)}$ , as read from its Transient Thermal Impedance Graph, is 3°C/W for a time,  $t_3$ , of 7ms. P<sub>ON</sub> is calculated to be 1W and therefore the 12V MOSFET temperature rise during power-up is 3°C. The other supplies show a smaller rise in MOSFET temperature than this value.

When a supply powers-up into a short-circuit at the output, the supply current rises linearly to the lower foldback level and stays there till the timer expires and the MOSFETs are shut-off. To simplify calculations it will be assumed that the MOSFET conducts the lower foldback current from the moment it turns on. This time  $(t_{SC})$  is the actual time the MOSFET is conducting current minus a correction for the assumption, which is half of the time required for the current to rise from zero to the lower foldback level. Therefore:

$$
t_{SC(MAX)} = C_{T(MAX)} \cdot K_{TMCAP(MAX)} -
$$
  
\n
$$
\frac{(1.5 \cdot \Delta V_{SNS(FBL)(MAX)}) \cdot C_{SS(MIN)}}{G_{SS} \cdot I_{SS(MAX)}}
$$
 (14)

The 1.5  $\cdot$   $\Delta V_{\text{SNS(FBL)}(MAX)}$  term is due to the correction factor and the time spent in ramping the starting negative current limit to zero.  $t_{SC(MAX)}$  turns out to be about 58ms for all four supplies. The maximum power dissipated in the MOSFET is given by:

$$
P_{SC(MAX)} = I_{FBL(MAX)} \bullet V_{OUT}
$$
\n(15)

 $P_{SC(MAX)}$  for the 5V supply is 3.2A • 5V, or 16W.  $\theta_{JA(MAX)}$ for the 5V MOSFET is 3.25°C/W. Therefore the MOSFET temperature rise during power-up into a  $5V_{OUT}$  shortcircuit is 52°C. Similar calculations show that the other supplies experience a smaller MOSFET temperature rise. The  $\theta_{JA(MAX)}$  value is read from the MOSFET datasheet's Transient Thermal Impedance Graph for a duty cycle of 0.02, which is the case when the LTC4245 is configured for auto-retry on overcurrent faults.



#### **PCB Layout Considerations**

For proper operation of the LTC4245's circuit breaker, Kelvin connection to the sense resistors is strongly recommended. The PCB layout should be balanced and symmetrical to minimize wiring errors. In addition, the PCB layout for the sense resistors and the power MOSFETs should include good thermal management techniques for optimal device power dissipation. A recommended PCB layout for the 5V sense resistor and the power MOSFET around the LTC4245 is illustrated in Figure 18. In Hot Swap applications where load currents can be 10A, narrow PCB tracks exhibit more resistance than wider tracks and operate at more elevated temperatures. Since the sheet resistance of 1 ounce copper foil is approximately  $0.5 \text{m}\Omega/\square$ , track resistances and voltage drops add up quickly in high current applications. Thus, to keep PCB track resistance, voltage

drop and temperature rise to a minimum, the suggested trace width in these applications for 1oz copper foil is 0.03" for each ampere of DC current.

In the majority of applications, it will be necessary to use plated-through vias to make circuit connections from component layers to power and ground layers internal to the PCB. For 1oz copper foil plating, a general rule is 1A of DC current per via, making sure the via is properly dimensioned so that solder completely fills any void. For other plating thicknesses, check with your PCB fabrication facility.

It is also important to put C1, the bypass capacitor for the  $INTV_{CC}$  pin as close as possible between  $INTV_{CC}$  and GND. The surge suppressors, Z1 and Z2, are placed between the supply inputs and ground using wide traces.



**Figure 18. Recommended Layout for R2, Q2, R6, Z2, C1, Z1, R10 and C2**



#### **Table 5. LTC4245 I2C Device Addressing**



 $*$  L = Low, H = High, NC = Not Connected,  $X$  = Don't Care



#### **Table 6. LTC4245 Register Address and Contents**



All registers are 8-bit wide.

Register address MSBs  $b7 - b5$  are ignored.

\*\* Cannot set D3:D0 high if bit A1 set.

† Set bit C7 before writing.

#### **Table 7. STATUS Register A (00h)- Read Only**





#### **Table 8. ALERT Register B (01h) – Read/Write**



#### **Table 9. CONTROL Register C (02h) – Read/Write**



#### **Table 10. ON Register D (03h) – Read/Write**









#### **Table 12. FAULT2 Register F (05h) – Read/Write**



#### **Table 13. GPIO Register G (06h) – Read/Write (GPIO2, GPIO3 Bits Apply Only to the UHF Package)**





#### **Table 14. ADCADR Register H (07h) – Read/Write**



#### **Table 15. ADC Data Registers I to U (10h to 1Fh) – Read/Write**



## **PACKAGE DESCRIPTION**



**G Package 36-Lead Plastic SSOP (5.3mm)** (Reference LTC DWG # 05-08-1640)

SHALL NOT EXCEED .152mm (.006") PER SIDE

\*\*DIMENSIONS DO NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED .254mm (.010") PER SIDE



### **PACKAGE DESCRIPTION**



**UHF Package**

**OF LINEAR** 

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights. 4245fa

35

### **TYPICAL APPLICATION**



#### **PCI Express Backplane Resident Application**

### **RELATED PARTS**







#### **ООО "ЛайфЭлектроникс" "LifeElectronics" LLC**

*ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 30101810900000000703 БИК 044030703* 

 *Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.*

*С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров*

 *Мы предлагаем:*

- *Конкурентоспособные цены и скидки постоянным клиентам.*
- *Специальные условия для постоянных клиентов.*
- *Подбор аналогов.*
- *Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.*
- *Приемлемые сроки поставки, возможна ускоренная поставка.*
- *Доставку товара в любую точку России и стран СНГ.*
- *Комплексную поставку.*
- *Работу по проектам и поставку образцов.*
- *Формирование склада под заказчика.*
- *Сертификаты соответствия на поставляемую продукцию (по желанию клиента).*
- *Тестирование поставляемой продукции.*
- *Поставку компонентов, требующих военную и космическую приемку.*
- *Входной контроль качества.*
- *Наличие сертификата ISO.*

 *В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.*

*Конструкторский отдел помогает осуществить:*

- *Регистрацию проекта у производителя компонентов.*
- *Техническую поддержку проекта.*
- *Защиту от снятия компонента с производства.*
- *Оценку стоимости проекта по компонентам.*
- *Изготовление тестовой платы монтаж и пусконаладочные работы.*



 *Tел: +7 (812) 336 43 04 (многоканальный) Email: [org@lifeelectronics.ru](mailto:org@lifeelectronics.ru)*

#### *www[.lifeelectronics.ru](http://lifeelectronics.ru/)*