

DS635 (v2.0) September 9, 2009 **⁰ Product Specification**

XA Spartan-3E Automotive FPGA Family Data Sheet

Summary

The Xilinx® Automotive (XA) Spartan®-3E family of FPGAs is specifically designed to meet the needs of high-volume, cost-sensitive automotive electronics applications. The five-member family offers densities ranging from 100,000 to 1.6 million system gates, as shown in [Table 1](#page-1-0).

Introduction

XA devices are available in both extended-temperature Q-Grade $(-40^{\circ}C$ to $+125^{\circ}C$ T_J) and I-Grade $(-40^{\circ}C$ to $+100^{\circ}$ C T₁) and are qualified to the industry recognized AEC-Q100 standard.

The XA Spartan-3E family builds on the success of the earlier XA Spartan-3 family by increasing the amount of logic per I/O, significantly reducing the cost per logic cell. New features improve system performance and reduce the cost of configuration. These XA Spartan-3E FPGA enhancements, combined with advanced 90 nm process technology, deliver more functionality and bandwidth per dollar than was previously possible, setting new standards in the programmable logic industry.

Because of their exceptionally low cost, XA Spartan-3E FPGAs are ideally suited to a wide range of automotive applications, including infotainment, driver information, and driver assistance modules.

The XA Spartan-3E family is a superior alternative to mask programmed ASICs and ASSPs. FPGAs avoid the high initial mask set costs and lengthy development cycles, while also permitting design upgrades in the field with no hardware replacement necessary because of its inherent programmability, an impossibility with conventional ASICs and ASSPs with their inflexible hardware architecture.

Features

- Very low-cost, high-performance logic solution for high-volume automotive applications
- Proven advanced 90-nanometer process technology
- Multi-voltage, multi-standard SelectIO™ interface pins
	- Up to 376 I/O pins or 156 differential signal pairs
	- LVCMOS, LVTTL, HSTL, and SSTL single-ended signal standards
	- 3.3V, 2.5V, 1.8V, 1.5V, and 1.2V signaling
	- 622+ Mb/s data transfer rate per I/O
	- True LVDS, RSDS, mini-LVDS, differential HSTL/SSTL differential I/O
- Enhanced Double Data Rate (DDR) support
- DDR SDRAM support up to 266 Mb/s
- Abundant, flexible logic resources
	- Densities up to 33,192 logic cells, including optional shift register or distributed RAM support
	- Efficient wide multiplexers, wide logic
	- Fast look-ahead carry logic
	- Enhanced 18 x 18 multipliers with optional pipeline
	- IEEE 1149.1/1532 JTAG programming/debug port
	- Hierarchical SelectRAM™ memory architecture
	- Up to 648 Kbits of fast block RAM
	- Up to 231 Kbits of efficient distributed RAM
- Up to eight Digital Clock Managers (DCMs)
	- Clock skew elimination (delay locked loop)
	- Frequency synthesis, multiplication, division
	- High-resolution phase shifting
	- Wide frequency range (5 MHz to over 300 MHz)
- Eight global clocks plus eight additional clocks per each half of device, plus abundant low-skew routing
	- Configuration interface to industry-standard PROMs
	- Low-cost, space-saving SPI serial Flash PROM
	- x8 or x8/x16 parallel NOR Flash PROM
- Complete Xilinx [ISE](http://www.xilinx.com/ise)® and [WebPACK™](http://www.xilinx.com/ise/logic_design_prod/webpack.htm) software support
- [MicroBlaze](http://www.xilinx.com/microblaze)™ and [PicoBlaze](http://www.xilinx.com/picoblaze)™ embedded processor cores
- Fully compliant 32-/64-bit 33 MHz PCI™ technology support
- Low-cost QFP and BGA packaging options
	- Common footprints support easy density migration

Refer to Spartan-3E FPGA Family: Complete Data Sheet [\(DS312\)](http://www.xilinx.com/support/documentation/data_sheets/ds312.pdf) for a full product description, AC and DC specifications, and package pinout descriptions. Any values shown specifically in this XA Spartan-3E Automotive FPGA Family data sheet override those shown in DS312.

For information regarding reliability qualification, refer to RPT081 (Xilinx Spartan-3E Family Automotive Qualification Report) and RPT012 (Spartan-3/3E UMC-12A 90 nm Qualification Report).

© 2007–2009 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. PCI, PCIe, and PCI Express are trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.

Key Feature Differences from Commercial XC Devices

- AEC-Q100 device qualification and full production part approval process (PPAP) documentation support available in both extended temperature I- and Q-Grades
- Guaranteed to meet full electrical specification over the $T_{J} = -40^{\circ}$ C to +125°C temperature range (Q-Grade)
- XA Spartan-3E devices are available in the -4 speed grade only.
- PCI-66 is not supported in the XA Spartan-3E FPGA product line.
- The readback feature is not supported in the XA

Table 1: **Summary of XA Spartan-3E FPGA Attributes**

Spartan-3E FPGA product line.

- XA Spartan-3E devices are available in Step 1 only.
- JTAG configuration frequency reduced from 30 MHz to 25 MHz.
- Platform Flash is not supported within the XA family.
- XA Spartan-3E devices are available in Pb-free packaging only.
- MultiBoot is not supported in XA versions of this product.
- The XA Spartan-3E device must be power cycled prior to reconfiguration.

Notes:

1. By convention, one Kb is equivalent to 1,024 bits.

Architectural Overview

The XA Spartan-3E family architecture consists of five fundamental programmable functional elements:

- **Configurable Logic Blocks (CLBs)** contain flexible Look-Up Tables (LUTs) that implement logic plus storage elements used as flip-flops or latches. CLBs perform a wide variety of logical functions as well as store data.
- **Input/Output Blocks (IOBs)** control the flow of data between the I/O pins and the internal logic of the device. Each IOB supports bidirectional data flow plus 3-state operation. Supports a variety of signal standards, including four high-performance differential standards. Double Data-Rate (DDR) registers are included.
- **Block RAM** provides data storage in the form of 18-Kbit dual-port blocks.
- **Multiplier Blocks** accept two 18-bit binary numbers as inputs and calculate the product.

• **Digital Clock Manager (DCM) Blocks** provide self-calibrating, fully digital solutions for distributing, delaying, multiplying, dividing, and phase-shifting clock signals.

These elements are organized as shown in [Figure 1](#page-2-0). A ring of IOBs surrounds a regular array of CLBs. Each device has two columns of block RAM except for the XA3S100E, which has one column. Each RAM column consists of several 18-Kbit RAM blocks. Each block RAM is associated with a dedicated multiplier. The DCMs are positioned in the center with two at the top and two at the bottom of the device. The XA3S100E has only one DCM at the top and bottom, while the XA3S1200E and XA3S1600E add two DCMs in the middle of the left and right sides.

The XA Spartan-3E family features a rich network of traces that interconnect all five functional elements, transmitting signals among them. Each functional element has an associated switch matrix that permits multiple connections to the routing.

Notes:

1. The XA3S1200E and XA3S1600E have two additional DCMs on both the left and right sides as indicated by the dashed lines. The XA3S100E has only one DCM at the top and one at the bottom.

Configuration

XA Spartan-3E FPGAs are programmed by loading configuration data into robust, reprogrammable, static CMOS configuration latches (CCLs) that collectively control all functional elements and routing resources. The FPGA's configuration data is stored externally in a PROM or some other non-volatile medium, either on or off the board. After applying power, the configuration data is written to the FPGA using any of five different modes:

- Serial Peripheral Interface (SPI) from an industry-standard SPI serial Flash
- Byte Peripheral Interface (BPI) Up or Down from an industry-standard x8 or x8/x16 parallel NOR Flash
- Slave Serial, typically downloaded from a processor
- Slave Parallel, typically downloaded from a processor
- Boundary Scan (JTAG), typically downloaded from a processor or system tester.

I/O Capabilities

The XA Spartan-3E FPGA SelectIO interface supports many popular single-ended and differential standards. [Table 2](#page-3-0) shows the number of user I/Os as well as the number of differential I/O pairs available for each device/package combination.

XA Spartan-3E FPGAs support the following single-ended standards:

- 3.3V low-voltage TTL (LVTTL)
- Low-voltage CMOS (LVCMOS) at 3.3V, 2.5V, 1.8V, 1.5V, or 1.2V
- 3V PCI at 33 MHz
- HSTL I and III at 1.8V, commonly used in memory applications
- SSTL I at 1.8V and 2.5V, commonly used for memory applications

EXILINX®

XA Spartan-3E FPGAs support the following differential standards:

- LVDS
- Bus LVDS
- mini-LVDS
- RSDS

Table 2: **Available User I/Os and Differential (Diff) I/O Pairs**

• Differential HSTL (1.8V, Types I and III) • Differential SSTL (2.5V and 1.8V, Type I)

• 2.5V LVPECL inputs

Notes:

1. All XA Spartan-3E devices provided in the same package are pin-compatible as further described in Module 4: Pinout Descriptions of [DS312.](http://www.xilinx.com/support/documentation/data_sheets/ds312.pdf)

2. The number shown in **bold** indicates the maximum number of I/O and input-only pins. The number shown in (*italics*) indicates the number of input-only pins.

Package Marking

[Figure 2](#page-4-0) provides a top marking example for XA Spartan-3E FPGAs in the quad-flat packages. [Figure 3](#page-4-1) shows the top marking for XA Spartan-3E FPGAs in BGA packages except the 132-ball chip-scale package (CPG132). The markings for the BGA packages are nearly identical to those for the quad-flat packages, except that the marking is rotated with respect to the ball A1 indicator. [Figure 4](#page-4-2) shows the top marking for XA Spartan-3E FPGAs in the CPG132 package.

Figure 2: **XA Spartan-3E FPGA QFP Package Marking Example**

Figure 3: **XA Spartan-3E FPGA BGA Package Marking Example**

Figure 4: **XA Spartan-3E FPGA CPG132 Package Marking Example**

Ordering Information

XA Spartan-3E FPGAs are available in Pb-free packaging options for all device/package combinations. All devices are in Pb-free packages only, with a "G" character to the ordering code. All devices are available in either I-Grade or Q-Grade temperature ranges. Only the -4 speed grade is available for the XA Spartan-3E family. See [Table 2](#page-3-0) for valid device/package combinations.

Pb-Free Packaging

Power Supply Specifications

Symbol Description Min Max Units V_{CCINT} Threshold for the V_{CCINT} supply 0.4 1.0 V V_{CCAUXT} Threshold for the V_{CCAUX} supply $\begin{array}{|c|c|c|c|c|c|c|c|} \hline \text{0.8} & 2.0 & & \text{V} \ \hline \end{array}$ V_{CCO2T} Threshold for the V_{CCO} Bank 2 supply 0.4 1.0 V

Table 3: **Supply Voltage Thresholds for Power-On Reset**

Notes:

1. V_{CCINT}, V_{CCAUX}, and V_{CCO} supplies to the FPGA can be applied in any order. However, the FPGA's configuration source (SPI Flash, parallel NOR Flash, microcontroller) might have specific requirements. Check the data sheet for the attached configuration source.

2. To ensure successful power-on, V_{CCINT}, V_{CCO} Bank 2, and V_{CCAUX} supplies must rise through their respective threshold-voltage ranges with no dips at any point.

Table 4: **Supply Voltage Ramp Rate**

Notes:

1. V_{CCINT}, V_{CCAUX}, and V_{CCO} supplies to the FPGA can be applied in any order. However, the FPGA's configuration source (SPI Flash, parallel NOR Flash, microcontroller) might have specific requirements. Check the data sheet for the attached configuration source.

2. To ensure successful power-on, V_{CCINT}, V_{CCO} Bank 2, and V_{CCAUX} supplies must rise through their respective threshold-voltage ranges with no dips at any point.

Table 5: **Supply Voltage Levels Necessary for Preserving RAM Contents**

Notes:

1. RAM contents include configuration data.

DC Specifications

Notes:

- 1. This V_{CCO} range spans the lowest and highest operating voltages for all supported I/O standards. [Table 9](#page-10-0) lists the recommended V_{CCO} range specific to each of the single-ended I/O standards, and [Table 11](#page-12-0) lists that specific to the differential standards.
- 2. Only during DCM operation is it recommended that the rate of change of V_{CCAUX} not exceed 10 mV/ms.
- 3. Each of the User I/O and Dual-Purpose pins is associated with one of the four banks' V_{CCO} rails. Meeting the V_{IN} limit ensures that the internal diode junctions that exist between these pins and their associated V_{CCO} and GND rails do not turn on. See Absolute Maximum Ratings in [DS312](http://www.xilinx.com/support/documentation/data_sheets/ds312.pdf)).
- 4. All Dedicated pins (PROG_B, DONE, TCK, TDI, TDO, and TMS) draw power from the V_{CCAUX} rail (2.5V). Meeting the V_{IN} max limit ensures that the internal diode junctions that exist between each of these pins and the V $_{\rm CCAUX}$ and GND rails do not turn on.
- 5. Input voltages outside the recommended range is permissible provided that the I_{IK} input clamp diode rating is met and no more than 100 pins
exceed the range simultaneously. See Absolute Maximum Ratings in [DS312](http://www.xilinx.com/support/documentation/data_sheets/ds312.pdf)).
- 6. See [XAPP459](http://www.xilinx.com/support/documentation/application_notes/xapp459.pdf), "Eliminating I/O Coupling Effects when Interfacing Large-Swing Single-Ended Signals to User I/O Pins."
- 7. Measured between 10% and 90% V_{CCO} . Follow [Signal Integrity](http://www.xilinx.com/products/design_resources/signal_integrity/index.htm) recommendations.

General DC Characteristics for I/O Pins

Table 7: **General DC Characteristics of User I/O, Dual-Purpose, and Dedicated Pins**

Table 7: **General DC Characteristics of User I/O, Dual-Purpose, and Dedicated Pins** *(Continued)*

Notes:

1. The numbers in this table are based on the conditions set forth in [Table 6.](#page-7-0)

2. This parameter is based on characterization. The pull-up resistance $R_{PU} = V_{CCO} / I_{RPU}$. The pull-down resistance $R_{PD} = V_{IN} / I_{RPD}$.

Table 8: **Quiescent Supply Current Characteristics** *(Continued)*

Notes:

- 1. The numbers in this table are based on the conditions set forth in [Table 6.](#page-7-0)
- 2. Quiescent supply current is measured with all I/O drivers in a high-impedance state and with all pull-up/pull-down resistors at the I/O pads disabled. Typical values are characterized using typical devices at room temperature (T_J of 25°C at V_{CCINT} = 1.2 V, V_{CCO} = 3.3V, and $\rm V_{CCAUX}$ = 2.5V). The maximum limits are tested for each device at the respective maximum specified junction temperature and at maximum voltage limits with V_{CCINT} = 1.26V, V_{CCO} = 3.465V, and V_{CCAUX} = 2.625V. The FPGA is programmed with a "blank" configuration data file
(i.e., a design with no functional elements instantiated). For conditions other th elements), measured quiescent current levels may be different than the values in the table. For more accurate estimates for a specific design, use the Xilinx XPower tools.

3. There are two recommended ways to estimate the total power consumption (quiescent plus dynamic) for a specific design: a) The [Spartan-3E XPower Estimator](http://www.xilinx.com/ise/power_tools/license_spartan3e.htm) provides quick, approximate, typical estimates, and does not require a netlist of the design. b) XPower Analyzer uses a netlist as input to provide maximum estimates as well as more accurate typical estimates.

4. The maximum numbers in this table indicate the minimum current each power rail requires in order for the FPGA to power-on successfully.

Single-Ended I/O Standards

Notes:

1. Descriptions of the symbols used in this table are as follows:

 V_{CCO} – the supply voltage for output drivers

 V_{REF} – the reference voltage for setting the input switching threshold

 V_{IL} – the input voltage that indicates a Low logic level

 V_{IH} – the input voltage that indicates a High logic level

2. The V_{CCO} rails supply only output drivers, not input circuits.

3. For device operation, the maximum signal voltage (V_{IH} max) may be as high as V_{IN} max. See Table 72 in DS312.

4. There is approximately 100 mV of hysteresis on inputs using LVCMOS33 and LVCMOS25 I/O standards.

5. All Dedicated pins (PROG_B, DONE, TCK, TDI, TDO, and TMS) use the LVCMOS25 standard and draw power from the V_{CCAUX} rail (2.5V). The Dual-Purpose configuration pins use the LVCMOS standard before the User mode. When using these pins as part of a standard 2.5V configuration interface, apply 2.5V to the V_{CCO} lines of Banks 0, 1, and 2 at power-on as well as throughout configuration.

6. For information on PCI IP solutions, see [www.xilinx.com/pci.](http://www.xilinx.com/pci)

Table 10: **DC Characteristics of User I/Os Using Single-Ended Standards**

Table 10: **DC Characteristics of User I/Os Using Single-Ended Standards** *(Continued)*

Notes:

1. The numbers in this table are based on the conditions set forth in [Table 6](#page-7-0) and [Table 9](#page-10-0).

- 2. Descriptions of the symbols used in this table are as follows: I_{OL} – the output current condition under which V_{OL} is tested I_{OH} – the output current condition under which V_{OH} is tested V_{OL} – the output voltage that indicates a Low logic level V_{OH} – the output voltage that indicates a High logic level V_{CCO} – the supply voltage for output drivers V_{TT} – the voltage applied to a resistor termination
- 3. For the LVCMOS and LVTTL standards: the same V_{OL} and V_{OH} limits apply for both the Fast and Slow slew attributes.
- 4. Tested according to the relevant PCI specifications. For information on PCI IP solutions, see [www.xilinx.com/pci.](http://www.xilinx.com/pci)

Differential I/O Standards

Table 11: **Recommended Operating Conditions for User I/Os Using Differential Signal Standards**

Notes:

1. The V_{CCO} rails supply only differential output drivers, not input circuits.
2. V_{REF} inputs are not used for any of the differential I/O standards.

 V_{REF} inputs are not used for any of the differential I/O standards.

Table 12: **DC Characteristics of User I/Os Using Differential Signal Standards**

Notes:

1. The numbers in this table are based on the conditions set forth in [Table 6,](#page-7-0) and [Table 11.](#page-12-0)

2. Output voltage measurements for all differential standards are made with a termination resistor (R_T) of 100Ω across the N and P pins of the differential signal pair. The exception is for BLVDS, shown in [Figure 5](#page-13-0) below.

3. At any given time, no more than two of the following differential output standards may be assigned to an I/O bank: LVDS_25, RSDS_25, MINI_LVDS_25

Figure 5: **External Termination Resistors for BLVDS Transmitter and BLVDS Receiver**

Switching Characteristics

I/O Timing

Table 13: **Pin-to-Pin Clock-to-Output Times for the IOB Output Path**

Notes:

1. The numbers in this table are tested using the methodology presented in [Table 19](#page-18-0) and are based on the operating conditions set forth in [Table 6](#page-7-0) and [Table 9](#page-10-0).

2. This clock-to-output time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or a standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data Output. If the former is true, *add* the appropriate Input adjustment from [Table 17](#page-16-0). If the latter is true, *add* the appropriate Output adjustment from [Table 18.](#page-17-0)

3. DCM output jitter is included in all measurements.

4. For minimums, use the values reported by the Xilinx timing analyzer.

EXILINX[®]

Table 14: **Pin-to-Pin Setup and Hold Times for the IOB Input Path (System Synchronous)**

Notes:

1. The numbers in this table are tested using the methodology presented in [Table 19](#page-18-0) and are based on the operating conditions set forth in [Table 6](#page-7-0) and [Table 9](#page-10-0).

2. This setup time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or the data Input. If this is true of the Global Clock Input, subtract the appropriate adjustment from [Table 17.](#page-16-0) If this is true of the data Input, add the appropriate Input adjustment from the same table.

3. This hold time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or the data Input. If this is true of the Global Clock Input, add the appropriate Input adjustment from [Table 17](#page-16-0). If this is true of the data Input, subtract the appropriate Input adjustment from the same table. When the hold time is negative, it is possible to change the data before the clock's active edge.

4. DCM output jitter is included in all measurements.

Notes:

1. The numbers in this table are tested using the methodology presented in [Table 19](#page-18-0) and are based on the operating conditions set forth in [Table 6](#page-7-0) and [Table 9](#page-10-0).

2. This setup time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. If this is true, add the appropriate Input adjustment from [Table 17.](#page-16-0)

3. These hold times require adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. If this is true, subtract the appropriate Input adjustment from [Table 17](#page-16-0). When the hold time is negative, it is possible to change the data before the clock's active edge.

Table 16: **Propagation Times for the IOB Input Path**

Notes:

1. The numbers in this table are tested using the methodology presented in [Table 19](#page-18-0) and are based on the operating conditions set forth in [Table 6](#page-7-0) and [Table 9](#page-10-0).

2. This propagation time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. When this is true, *add* the appropriate Input adjustment from [Table 17](#page-16-0).

Notes:

- 1. The numbers in this table are tested using the methodology presented in [Table 19](#page-18-0) and are based on the operating conditions set forth in [Table 6,](#page-7-0) [Table 9](#page-10-0), and [Table 11.](#page-12-0)
- 2. These adjustments are used to convert input path times originally specified for the LVCMOS25 standard to times that correspond to other signal standards.

Table 18: **Output Timing Adjustments for IOB**

Table 18: **Output Timing Adjustments for IOB** *(Continued)*

Notes:

1. The numbers in this table are tested using the methodology presented in [Table 19](#page-18-0) and are based on the operating conditions set forth in [Table 6](#page-7-0), [Table 9](#page-10-0), and [Table 11](#page-12-0).

2. These adjustments are used to convert output- and three-state-path times originally specified for the LVCMOS25 standard with 12 mA drive and Fast slew rate to times that correspond to other signal standards. Do not adjust times that measure when outputs go into a high-impedance state.

Notes:

1. Descriptions of the relevant symbols are as follows:

 V_{REF} – The reference voltage for setting the input switching threshold

 V_{ICM} – The common mode input voltage

 V_M – Voltage of measurement point on signal transition

 V_L – Low-level test voltage at Input pin

 V_H – High-level test voltage at Input pin

R_T – Effective termination resistance, which takes on a value of 1MΩ when no parallel termination is required

 V_T – Termination voltage

2. The load capacitance (C_L) at the Output pin is 0 pF for all signal standards.
3. According to the PCI specification.

According to the PCI specification.

Configurable Logic Block Timing

Table 20: **CLB (SLICEM) Timing**

Notes:

1. The numbers in this table are based on the operating conditions set forth in [Table 6](#page-7-0).

Table 21: **CLB Distributed RAM Switching Characteristics**

Table 22: **CLB Shift Register Switching Characteristics**

Clock Buffer/Multiplexer Switching Characteristics

Table 23: **Clock Distribution Switching Characteristics**

18 x 18 Embedded Multiplier Timing

Table 24: **18 x 18 Embedded Multiplier Timing**

Table 24: **18 x 18 Embedded Multiplier Timing** *(Continued)*

Notes:

1. Combinatorial delay is less and pipelined performance is higher when multiplying input data with less than 18 bits.

2. The PREG register is typically used in both single-stage and two-stage pipelined multiplier implementations.

3. Input registers AREG or BREG are typically used when inferring a two-stage multiplier.

Block RAM Timing

Table 25: **Block RAM Timing**

Table 25: **Block RAM Timing** *(Continued)*

Notes:

1. The numbers in this table are based on the operating conditions set forth in [Table 6](#page-7-0).

Digital Clock Manager Timing

For specification purposes, the DCM consists of three key components: the Delay-Locked Loop (DLL), the Digital Frequency Synthesizer (DFS), and the Phase Shifter (PS).

Aspects of DLL operation play a role in all DCM applications. All such applications inevitably use the CLKIN and the CLKFB inputs connected to either the CLK0 or the CLK2X feedback, respectively. Thus, specifications in the DLL tables ([Table 26](#page-24-0) and [Table 27](#page-24-1)) apply to any application that only employs the DLL component. When the DFS and/or the PS components are used together with the DLL, then the specifications listed in the DFS and PS tables ([Table 28](#page-25-0) through [Table 31\)](#page-27-0) supersede any corresponding ones in the DLL tables. DLL specifications that do not change with the addition of DFS or PS functions are presented in [Table 26](#page-24-0) and [Table 27.](#page-24-1)

Period jitter and cycle-cycle jitter are two of many different ways of specifying clock jitter. Both specifications describe statistical variation from a mean value.

Period jitter is the worst-case deviation from the ideal clock period over a collection of millions of samples. In a histogram of period jitter, the mean value is the clock period.

Cycle-cycle jitter is the worst-case difference in clock period between adjacent clock cycles in the collection of clock periods sampled. In a histogram of cycle-cycle jitter, the mean value is zero.

Spread Spectrum

DCMs accept typical spread spectrum clocks as long as they meet the input requirements. The DLL will track the frequency changes created by the spread spectrum clock to drive the global clocks to the FPGA logic. See [XAPP469](http://www.xilinx.com/support/documentation/application_notes/xapp459.pdf), *Spread-Spectrum Clocking Reception for Displays* for details.

Delay-Locked Loop

Table 26: **Recommended Operating Conditions for the DLL**

Notes:

1. DLL specifications apply when any of the DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, or CLKDV) are in use.

2. The DFS, when operating independently of the DLL, supports lower FCLKIN frequencies. See [Table 28.](#page-25-0)

3. To support double the maximum effective FCLKIN limit, set the CLKIN_DIVIDE_BY_2 attribute to TRUE. This attribute divides the incoming clock frequency by two as it enters the DCM. The CLK2X output reproduces the clock frequency provided on the CLKIN input.

4. CLKIN input jitter beyond these limits might cause the DCM to lose lock.

Table 27: **Switching Characteristics for the DLL**

Notes:

1. The numbers in this table are based on the operating conditions set forth in [Table 6](#page-7-0) and [Table 26.](#page-24-0)
2. Indicates the maximum amount of output iitter that the DCM adds to the iitter on the CLKIN input.

- 2. Indicates the maximum amount of output jitter that the DCM adds to the jitter on the CLKIN input.
- 3. For optimal jitter tolerance and faster lock time, use the CLKIN_PERIOD attribute.
- 4. Some jitter and duty-cycle specifications include 1% of input clock period or 0.01 UI. *Example:* The data sheet specifies a maximum jitter of "±[1% of CLKIN period + 150]". Assume the CLKIN frequency is 100 MHz. The equivalent CLKIN period is 10 ns and 1% of 10 ns is 0.1 ns or 100 ps. According to the data sheet, the maximum jitter is \pm [100 ps + 150 ps] = \pm 250ps.

Digital Frequency Synthesizer

Table 28: **Recommended Operating Conditions for the DFS**

Notes:

1. DFS specifications apply when either of the DFS outputs (CLKFX or CLKFX180) are used.

2. If both DFS and DLL outputs are used on the same DCM, follow the more restrictive CLKIN_FREQ_DLL specifications in [Table 26](#page-24-0).

3. CLKIN input jitter beyond these limits may cause the DCM to lose lock.

4. To support double the maximum effective FCLKIN limit, set the CLKIN_DIVIDE_BY_2 attribute to TRUE. This attribute divides the incoming clock frequency by two as it enters the DCM.

Table 29: **Switching Characteristics for the DFS**

Notes:

1. The numbers in this table are based on the operating conditions set forth in [Table 6](#page-7-0) and [Table 28](#page-25-0).

2. For optimal jitter tolerance and faster lock time, use the CLKIN_PERIOD attribute.
3. Maximum output jitter is characterized within a reasonable noise environment (150)

3. Maximum output jitter is characterized within a reasonable noise environment (150 ps input period jitter, 40 SSOs and 25% CLB switching). Output jitter strongly depends on the environment, including the number of SSOs, the output drive strength, CLB utilization, CLB switching activities, switching frequency, power supply and PCB design. The actual maximum output jitter depends on the system application.

4. Use the Spartan-3A Jitter Calculator (www.xilinx.com/support/documentation/data_sheets/s3a_jitter_calc.zip) to estimate DFS output jitter. Use the Clocking Wizard to determine jitter for a specific design.

5. The CLKFX and CLKFX180 outputs always have an approximate 50% duty cycle.
6. Some duty-cycle and alignment specifications include 1% of the CLKFX output peri-

6. Some duty-cycle and alignment specifications include 1% of the CLKFX output period or 0.01 UI. *Example:* The data sheet specifies a maximum jitter of "±[1% of CLKFX period + 300]". Assume the CLKFX output frequency is 100 MHz. The equivalent CLKFX period is 10 ns and 1% of 10 ns is 0.1 ns or 100 ps. According to the data sheet, the maximum jitter is \pm [100 ps + 300 ps] = \pm 400 ps.

Phase Shifter

Table 30: **Recommended Operating Conditions for the PS in Variable Phase Mode**

Table 31: **Switching Characteristics for the PS in Variable Phase Mode**

Notes:

1. The numbers in this table are based on the operating conditions set forth in [Table 6](#page-7-0) and [Table 30](#page-26-0).
2. The maximum variable phase shift range, MAX STEPS, is only valid when the DCM is has no init

2. The maximum variable phase shift range, MAX_STEPS, is only valid when the DCM is has no initial fixed phase shifting, i.e., the PHASE_SHIFT attribute is set to 0.

3. The DCM_DELAY_STEP values are provided at the bottom of [Table 27.](#page-24-1)

Miscellaneous DCM Timing

Table 32: **Miscellaneous DCM Timing**

Notes:

1. This limit only applies to applications that use the DCM DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV). The DCM DFS outputs (CLKFX, CLKFX180) are unaffected.

2. This specification is equivalent to the Virtex-4 DCM_RESET specification. This specification does not apply for Spartan-3E FPGAs.

3. This specification is equivalent to the Virtex-4 TCONFIG specification. This specification does not apply for Spartan-3E FPGAs.

Configuration and JTAG Timing

Table 33: **Power-On Timing and the Beginning of Configuration**

Notes:

1. The numbers in this table are based on the operating conditions set forth in [Table 6.](#page-7-0) This means power must be applied to all V_{CCINT}, V_{CCO}, and V_{CCAUX} lines.

2. Power-on reset and the clearing of configuration memory occurs during this period.

3. This specification applies only to the Master Serial, SPI, BPI-Up, and BPI-Down modes.

Configuration Clock (CCLK) Characteristics

Table 34: **Master Mode CCLK Output Period by** *ConfigRate* **Option Setting**

Notes:

1. Set the **ConfigRate** option value when generating a configuration bitstream. See Bitstream Generator (BitGen) Options in [DS312,](http://www.xilinx.com/support/documentation/data_sheets/ds312.pdf) Module 2.

Table 36: **Master Mode CCLK Output Minimum Low and High Time**

Table 37: **Slave Mode CCLK Input Low and High Time**

Master Serial and Slave Serial Mode Timing

Notes:

1. The numbers in this table are based on the operating conditions set forth in [Table 6](#page-7-0).

2. For serial configuration with a daisy-chain of multiple FPGAs, the maximum limit is 25 MHz.

Slave Parallel Mode Timing

Table 39: **Timing for the Slave Parallel Configuration Mode**

Notes:

1. The numbers in this table are based on the operating conditions set forth in [Table 6](#page-7-0).

2. In the Slave Parallel mode, it is necessary to use the BUSY pin when the CCLK frequency exceeds this maximum specification.

3. Some Xilinx documents refer to Parallel modes as "SelectMAP" modes.

Serial Peripheral Interface Configuration Timing

Table 41: **Configuration Timing Requirements for Attached SPI Serial Flash**

Notes:

1. These requirements are for successful FPGA configuration in SPI mode, where the FPGA provides the CCLK frequency. The post configuration timing can be different to support the specific needs of the application loaded into the FPGA and the resulting clock source.

2. Subtract additional printed circuit board routing delay as required by the application.

Byte Peripheral Interface Configuration Timing

Table 42: **Timing for BPI Configuration Mode**

Table 43: **Configuration Timing Requirements for Attached Parallel NOR Flash**

Notes:

1. These requirements are for successful FPGA configuration in BPI mode, where the FPGA provides the CCLK frequency. The post configuration timing can be different to support the specific needs of the application loaded into the FPGA and the resulting clock source.

2. Subtract additional printed circuit board routing delay as required by the application.

3. The initial BYTE# timing can be extended using an external, appropriately sized pull-down resistor on the FPGA's LDC2 pin. The resistor value also depends on whether the FPGA's HSWAP pin is High or Low.

IEEE 1149.1/1553 JTAG Test Access Port Timing

Table 44: **Timing for the JTAG Test Access Port**

Notes:

1. The numbers in this table are based on the operating conditions set forth in [Table 6](#page-7-0).

Revision History

The following table shows the revision history for this document.

Notice of Disclaimer

THE XILINX HARDWARE FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT<http://www.xilinx.com/warranty.htm>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED IN THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS.

Automotive Applications Disclaimer

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.

ООО "ЛайфЭлектроникс" "LifeElectronics" LLC

ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 30101810900000000703 БИК 044030703

 Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

 Мы предлагаем:

- *Конкурентоспособные цены и скидки постоянным клиентам.*
- *Специальные условия для постоянных клиентов.*
- *Подбор аналогов.*
- *Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.*
- *Приемлемые сроки поставки, возможна ускоренная поставка.*
- *Доставку товара в любую точку России и стран СНГ.*
- *Комплексную поставку.*
- *Работу по проектам и поставку образцов.*
- *Формирование склада под заказчика.*
- *Сертификаты соответствия на поставляемую продукцию (по желанию клиента).*
- *Тестирование поставляемой продукции.*
- *Поставку компонентов, требующих военную и космическую приемку.*
- *Входной контроль качества.*
- *Наличие сертификата ISO.*

 В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- *Регистрацию проекта у производителя компонентов.*
- *Техническую поддержку проекта.*
- *Защиту от снятия компонента с производства.*
- *Оценку стоимости проекта по компонентам.*
- *Изготовление тестовой платы монтаж и пусконаладочные работы.*

 Tел: +7 (812) 336 43 04 (многоканальный) Email: org@lifeelectronics.ru

www[.lifeelectronics.ru](http://lifeelectronics.ru/)