

2.5V/3.3V 1.5GHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with Sync OE

Features


- $F_{MAX} < 1.5\text{GHz}$
- 10 pairs of differential LVPECL/ ECL outputs
- Low additive jitter, $< 0.03\text{ps}$ (typ)
- Selectable differential input pairs with single ended input option
- Input CLK accepts: LVPECL, LVDS, CML, SSTL input level
- Output skew: 55ps (max)
- Operating Temperature: -40°C to 85°C
- ECL mode operating voltage range
 $V_{DD}/V_{DDO} = 0\text{V}$, $V_{EE} = -3.6\text{V}$ to -2.375V
- Power supply: $3.3\text{V} \pm 10\%$ or $2.5\text{V} \pm 5\%$
- Packaging (Pb-free & Green), 32-pin TQFP available

Description


The PI6C4911510-05 is a high-performance low-skew 1-to-10 LVPECL/ECL fanout buffer. The PI6C4911510-05 features two selectable differential clock inputs and translates to ten LVPECL/ECL outputs. The CLK inputs accept LVPECL, LVDS, CML and SSTL signals.

PI6C4911510-05 is ideal for clock distribution applications such as providing fanout for low noise Pericom oscillators.

Block Diagram



Pin Configuration



Pin Description


| Pin # | Name | Type | Description |
|---------------|------------------|--------|---|
| 1 | V _{DD} | Power | Core Power Supply |
| 2 | CLK_SEL | Input | Clock select input. When high, selects CLK1 input. When low, selects CLK0 input. LVCMOS/LVTTL level with 50kΩ pull down. |
| 3 | CLK0 | Input | Differential clock input with pull-down |
| 4 | nCLK0 | Input | Inverting differential clock input. Defaults to V _{DD} /2 if left floating. |
| 5 | SYNC_OE | Input | Synchronizing clock enable. When HIGH, clock outputs follow clock input. When LOW, Q outputs are forced low, nQ outputs are forced high. LVCMOS / LVTTL interface levels. |
| 6 | CLK1 | Input | Differential clock input with pull-down |
| 7 | nCLK1 | Input | Inverting differential clock input. Defaults to V _{DD} /2 if left floating. |
| 8 | V _{EE} | Power | Connect to negative power supply |
| 9, 16, 25, 32 | V _{DDO} | Power | Output Power pin |
| 11, 10 | Q9+, Q9- | Output | Differential output pair, LVPECL interface level. |
| 13,12 | Q8+, Q8- | Output | Differential output pair, LVPECL interface level. |
| 15,14 | Q7+, Q7- | Output | Differential output pair, LVPECL interface level. |
| 18,17 | Q6+, Q6- | Output | Differential output pair, LVPECL interface level. |
| 20,19 | Q5+, Q5- | Output | Differential output pair, LVPECL interface level. |
| 22,21 | Q4+, Q4- | Output | Differential output pair, LVPECL interface level. |
| 24, 23 | Q3+, Q3- | Output | Differential output pair, LVPECL interface level. |
| 27,26 | Q2+, Q2- | Output | Differential output pair, LVPECL interface level. |
| 29,28 | Q1+, Q1- | Output | Differential output pair, LVPECL interface level. |
| 31,30 | Q0+, Q0- | Output | Differential output pair, LVPECL interface level. |

CLK_SEL Input Function Table

| Inputs | Outputs |
|--------|---------|
| 0 | CLK0 |
| 1 | CLK1 |

SYNC_OE Input Function Table

| Input | Outputs | |
|---------|---------------|----------------|
| SYNC_OE | Q[0:9]+ | Q[0:9]- |
| 0 | Disabled; LOW | Disabled; HIGH |
| 1 | Enabled | Enabled |



Notes:

- Exact enable/ disable time shown above only valid for frequencies <200MHz.

Clock Input Function Table

| Inputs | | Outputs | | Input to Output Mode | Polarity |
|--------------|----------------|---------|---------|------------------------------|---------------|
| CLK0 or CLK1 | nCLK0 or nCLK1 | Q[0:9]+ | Q[0:9]- | | |
| 0 | 1 | LOW | HIGH | Differential to Differential | Non Inverting |
| 1 | 0 | HIGH | LOW | Differential to Differential | Non Inverting |
| 0 | Biased | LOW | HIGH | Single Ended to Differential | Non Inverting |
| 1 | Biased | HIGH | LOW | Single Ended to Differential | Non Inverting |
| Biased | 0 | HIGH | LOW | Single Ended to Differential | Inverting |
| Biased | 1 | LOW | HIGH | Single Ended to Differential | Inverting |

Absolute Maximum Ratings⁽¹⁾

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|------------------|---------------------|-------------------|------|-----|-----------------------|-------|
| V _{DD} | Supply voltage | Referenced to GND | | | 4.6 | V |
| V _{IN} | Input voltage | Referenced to GND | -0.5 | | V _{DD} +0.5V | V |
| I _{OUT} | Surge Current | | | | 100 | mA |
| T _{STG} | Storage temperature | | -55 | | 150 | °C |

Note:

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These ratings are stress specifications only and correct functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Operating Conditions

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|------------------|-----------------------------|-----------------------------|-------|-----|-------|-------|
| V _{DD} | Core Power Supply Voltage | | 3.0 | | 3.6 | V |
| | | | 2.375 | | 2.625 | |
| V _{DDO} | Output Power Supply Voltage | | 3.0 | | 3.6 | V |
| | | | 2.375 | | 2.625 | |
| T _A | Ambient Temperature | | -40 | | 85 | °C |
| I _{DD} | Core Power Supply Current | | | | 90 | mA |
| I _{DDO} | Output Power Supply Current | All LVPECL outputs unloaded | | | 110 | |

LVCMOS/LVTTL DC Characteristics (T_A = -40°C to +85°C, V_{DD} = 3.3V ±10%, V_{DDO} = 2.5V ±5% to 3.3V ±10%)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|-----------------|--------------------|--|------|-----|----------------------|-------|
| V _{IH} | Input High Voltage | CLK_SEL, SYNC_OE | 1.7 | | V _{DD} +0.3 | V |
| V _{IL} | Input Low Voltage | CLK_SEL, SYNC_OE | -0.3 | | | |
| I _{IH} | Input High Current | CLK_SEL, SYNC_OE V _{IN} = V _{DD} = 3.6V | | | 150 | μA |
| I _{IL} | Input Low Current | CLK_SEL, SYNC_OE V _{IN} = 0V, V _{DD} = 3.6V | -150 | | | μA |

LVPECL DC Characteristics ($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{DD} = 3.3\text{V} \pm 10\%$, $V_{DDO} = 2.5\text{V} \pm 5\%$ to $3.3\text{V} \pm 10\%$)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|--------------------|--|--|---|---------------|---------------|---------------|
| I _{IH} | Input High Current | CLK0, CLK1 | $V_{IN} = V_{DD} = 3.6\text{V}$ | | 150 | μA |
| | | nCLK0, nCLK1 | $V_{IN} = V_{DD} = 3.6\text{V}$ | | 150 | μA |
| I _{IL} | Input Low Current | CLK0, CLK1 | $V_{DD} = 3.6\text{V}$, $V_{IN} = 0\text{V}$ | -150 | | μA |
| | | nCLK0, nCLK1 | $V_{DD} = 3.6\text{V}$, $V_{IN} = 0\text{V}$ | -150 | | μA |
| V _{PP} | Peak-to-peak Voltage | | 0.4 | | 0.8 | V |
| V _{CMR} | Common Mode Input Voltage ⁽¹⁾ | | $V_{EE}+0.5$ | | $V_{DD}-0.85$ | V |
| V _{OH} | Output High Voltage ⁽²⁾ | $V_{DDO} = 2.5\text{V}$ or 3.3V | | $V_{DDO}-1.4$ | $V_{DDO}-0.9$ | V |
| V _{OL} | Output Low Voltage ⁽²⁾ | $V_{DDO} = 2.5\text{V}$ or 3.3V | | $V_{DDO}-2.0$ | $V_{DDO}-1.7$ | V |
| V _{SWING} | Peak-to-peak Output Voltage Swing | | 0.6 | | 1.0 | V |
| R | Input Pullup/Pulldown Resistance | | | 50 | | k Ω |

Notes:

- For single-ended applications, the maximum input voltage for CLK and /CLK is $V_{DD}+0.3\text{V}$
- Outputs terminated with 50Ω to $V_{DD}-2.0\text{V}$


AC Characteristics ($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{DD} = 3.3\text{V} \pm 10\%$, $V_{DDO} = 2.5\text{V} \pm 5\%$ to $3.3\text{V} \pm 10\%$)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|--------------------------------|--------------------------------------|---|-----|------|------|-------|
| f _{max} | Output Frequency | | | | 1500 | MHz |
| t _{pd} | Propagation Delay ⁽¹⁾ | | | 1200 | 2100 | ps |
| T _{sk} | Output-to-output Skew ⁽²⁾ | | | 40 | 55 | ps |
| T _{sk(p-p)} | Part-to-Part Skew ⁽³⁾ | | | | 250 | ps |
| t _r /t _f | Output Rise/Fall time | 20% - 80% | | 150 | | ps |
| t _{odc} | Output duty cycle | $f \leq 650\text{ MHz}$ | 48 | | 52 | % |
| V _{PP} | Output Swing | LVPECL outputs, $f \leq 650\text{ MHz}$ | 400 | | | mV |
| t _j | Buffer additive jitter RMS | 156.25MHz with 12KHz to 20MHz integration range | | 0.03 | | ps |

Notes:

- Measured from the differential input to the differential output crossing point
- Defined as skew between outputs at the same supply voltage and with equal loads. Measured at the output differential crossing point
- This parameter is guaranteed by design

Configuration Test Load Board Termination for LVPECL outputs



Packaging Mechanical: 32-pin TQFP (FA)

| | |
|---|--|
| <p>Top view dimensions: 9.00 BSC Square, .354 Square, 7.00 BSC Square, .276 Square.</p> <p>Side view dimensions: 1.20 Max. .047, .004 Seating Plane, 0.10, 0.30, .012, 0.80 BSC, .032, .05, .15, .037, .041, .002, .006, 0.95, 1.05.</p> <p>Detail view dimensions: 0.09, 0.20, .004, .008, GAUGE PLANE, 0°, 7°, 0.25 mm, 0.45, .018, 0.75, .030, 1.00 REF, .039.</p> | <p>DOCUMENT CONTROL NO. PD - 1814</p> <hr/> <p>REVISION: C DATE: 03/09/05</p> |
| <p>Notes:</p> <ol style="list-style-type: none"> Controlling dimensions in millimeters Ref.: JEDEC MS-026D/ABA Package Outline Exclusive of Mold Flash and Metal Burr | <p>Pericom Semiconductor Corporation 3545 N. 1st Street, San Jose, CA 95134 1-800-435-2335 • www.pericom.com</p> <hr/> <p>DESCRIPTION: 32-Pin, Thin Quad Flat Package, TQFP</p> <hr/> <p>PACKAGE CODE: FA</p> |

Ordering Information(1,2,3)

| Ordering Code | Package Code | Package Description |
|--------------------|--------------|------------------------------|
| PI6C4911510-05FAIE | FA | Pb-free & Green, 32-pin TQFP |

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free & Green
- X suffix = Tape/Reel

Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

Мы предлагаем:

- Конкурентоспособные цены и скидки постоянным клиентам.
- Специальные условия для постоянных клиентов.
- Подбор аналогов.
- Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.
- Приемлемые сроки поставки, возможна ускоренная поставка.
- Доставку товара в любую точку России и стран СНГ.
- Комплексную поставку.
- Работу по проектам и поставку образцов.
- Формирование склада под заказчика.
- Сертификаты соответствия на поставляемую продукцию (по желанию клиента).
- Тестирование поставляемой продукции.
- Поставку компонентов, требующих военную и космическую приемку.
- Входной контроль качества.
- Наличие сертификата ISO.

В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- Регистрацию проекта у производителя компонентов.
- Техническую поддержку проекта.
- Защиту от снятия компонента с производства.
- Оценку стоимости проекта по компонентам.
- Изготовление тестовой платы монтаж и пусконаладочные работы.

