

## <span id="page-0-0"></span>**FEATURES**

**Operating RF frequency 30 MHz to 2 GHz**  LO input at  $2 \times f_{LO}$ **60 MHz to 4 GHz Input IP3: 31 dBm at 900 MHz Input IP2: 62 dBm at 900 MHz Input P1dB: 13 dBm at 900 MHz Noise figure (NF) 12.0 dB at 140 MHz 14.7 dB at 900 MHz Voltage conversion gain > 4 dB Quadrature demodulation accuracy Phase accuracy ~0.4° Amplitude balance ~0.05 dB Demodulation bandwidth ~240 MHz Baseband I/Q drive 2 V p-p into 200 Ω Single 5 V supply** 

## <span id="page-0-1"></span>**APPLICATIONS**

**QAM/QPSK RF/IF demodulators W-CDMA/CDMA/CDMA2000/GSM Microwave point-to-(multi)point radios Broadband wireless and WiMAX Broadband CATVs** 

## <span id="page-0-3"></span>**GENERAL DESCRIPTION**

The [ADL5387 i](http://www.analog.com/ADL5387?doc=ADL5387.pdf)s a broadband quadrature I/Q demodulator that covers an RF/IF input frequency range from 30 MHz to 2 GHz. With a  $NF = 13.2$  dB, IP1dB = 12.7 dBm, and IIP3 = 32 dBm at 450 MHz, th[e ADL5387 d](http://www.analog.com/ADL5387?doc=ADL5387.pdf)emodulator offers outstanding dynamic range suitable for the demanding infrastructure direct-conversion requirements. The differential RF/IF inputs provide a wellbehaved broadband input impedance of 50  $\Omega$  and are best driven from a 1:1 balun for optimum performance.

Ultrabroadband operation is achieved with a divide-by-2 method for local oscillator (LO) quadrature generation. Over a wide range of LO levels, excellent demodulation accuracy is achieved with amplitude and phase balances ~0.05 dB and  $\sim$ 0.4°, respectively. The demodulated in-phase (I) and quadrature (Q) differential outputs are fully buffered and provide a voltage conversion gain of >4 dB. The buffered baseband outputs are capable of driving a 2 V p-p differential signal into 200 Ω.

# 30 MHz to 2 GHz Quadrature Demodulator

# Data Sheet **[ADL5387](http://www.analog.com/ADL5387?doc=ADL5387.pdf)**

### **FUNCTIONAL BLOCK DIAGRAM**

<span id="page-0-2"></span>

The fully balanced design minimizes effects from second-order distortion. The leakage from the LO port to the RF port is <−70 dBc. Differential dc-offsets at the I and Q outputs are <10 mV. Both of these factors contribute to the excellent IIP2 specifications > 60 dBm.

The [ADL5387 o](http://www.analog.com/ADL5387?doc=ADL5387.pdf)perates off a single 4.75 V to 5.25 V supply. The supply current is adjustable with an external resistor from the BIAS pin to ground.

The [ADL5387](http://www.analog.com/ADL5387?doc=ADL5387.pdf) is fabricated using the Analog Devices, Inc., advanced silicon-germanium bipolar process and is available in a 24-lead exposed paddle LFCSP.

**Rev. C [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADL5387.pdf&product=ADL5387&rev=C)** 

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.** 

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2007–2016 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)** 

# **TABLE OF CONTENTS**



# <span id="page-1-0"></span>**REVISION HISTORY**



### 10/2013-Rev. A to Rev. B





### 5/2013-Rev. 0 to Rev. A



10/2007-Revision 0: Initial Version

# <span id="page-2-0"></span>**SPECIFICATIONS**

 $V_S = 5$  V,  $T_A = 25$ °C,  $f_{RF} = 900$  MHz,  $f_{IF} = 4.5$  MHz,  $P_{LO} = 0$  dBm, BIAS pin open,  $Z_O = 50$   $\Omega$ , unless otherwise noted, baseband outputs differentially loaded with 450  $\Omega.$ 



<span id="page-3-0"></span>

<sup>1</sup> Se[e Figure 64](#page-21-1) for locations of L1, L2, C10, and C11.

# <span id="page-4-0"></span>ABSOLUTE MAXIMUM RATINGS

### **Table 2.**



Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### <span id="page-4-1"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# <span id="page-5-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



*Figure 2. Pin Configuration*

06764-002

06764-002

### **Table 3. Pin Function Descriptions**



# <span id="page-6-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS

 $V_S = 5$  V,  $T_A = 25$ °C, LO drive level = 0 dBm,  $R_{BIAS} =$  open, unless otherwise noted.



Figure 3. Conversion Gain and Input 1 dB Compression Point (IP1dB) vs. RF Frequency



Figure 4. Conversion Gain and Input 1 dB Compression Point (IP1dB) vs. RF Frequency (Low Frequency Range)



Figure 5. Input Third-Order Intercept (IIP3) and Input Second-Order Intercept Point (IIP2) vs. RF Frequency



Figure 6. Input Third-Order Intercept (IIP3) and Input Second-Order Intercept Point (IIP2) vs. RF Frequency (Low Frequency Range)



Figure 7. I/Q Gain Mismatch vs. RF Frequency



Figure 8. I/Q Gain Mismatch vs. RF Frequency (Low Frequency Range)

06764-009

<span id="page-7-0"></span>06764-010



# Data Sheet **ADL5387**



<span id="page-8-0"></span>Figure 17. IIP3 and Noise Figure vs.  $R_{BIAS}$ ,  $f_{RF}$  = 900 MHz

### **80** GAIN (dB), IP1dB, IIP2, I AND Q CHANNELS (dBm) **GAIN (dB), IP1dB, IIP2, I AND Q CHANNELS (dBm) 70 60 140MHz: GAIN 140MHz: IP1dB 50 140MHz: IIP2, I CHANNEL 140MHz: IIP2, Q CHANNEL 40 450MHz: GAIN 450MHz: IP1dB 30 450MHz: IIP2, I CHANNEL 450MHz: IIP2, Q CHANNEL 20 10** ΠГ **0** 1764-014 06764-014 **1** 10 100 **RBIAS (kΩ)**

<span id="page-8-1"></span>Figure 18. Conversion Gain, IP1dB, IIP2 I Channel, and IIP2 Q Channel vs. RBIAS



**INTERNAL 1xLO FREQUENCY (MHz)** Figure 20. LO-to-BB Feedthrough vs. 1xLO Frequency (Internal LO Frequency)

**0 2000 1000800600400200 1200 1400 1600 1800**

06764-016







Figure 22. LO-to-RF Leakage vs. Internal 1xLO Frequency





<span id="page-9-0"></span>Figure 24. Single-Ended LO Port Return Loss vs. LO Frequency, LOIN AC-Coupled to Ground

# <span id="page-10-0"></span>**DISTRIBUTIONS FOR**  $f_{RF}$  **= 140 MHz**









# <span id="page-11-0"></span>**DISTRIBUTIONS FOR**  $f_{RF}$  **= 450 MHz**





# <span id="page-12-0"></span>**DISTRIBUTIONS FOR**  $f_{RF}$  **= 900 MHz**





**NOISE FIGURE (dB)**

**–1.0 –0.5 0 0.5 1.0**

06764-038

06764-038

**QUADRATURE PHASE ERROR (Degrees)**

Figure 42. I/Q Quadrature Error Distributions

Figure 41. Noise Figure Distributions

**100**

 $_{-1.0}^{0}$ 

**20**

**40**

**PERCENTAGE (%)**

PERCENTAGE (%)

**60**

**80**

 $T_{\rm A}$  = +85°C **TA = +25°C TA = –40°C**

# <span id="page-13-0"></span>**DISTRIBUTIONS FOR**  $f_{RF}$  **= 1900 MHz**













# <span id="page-14-0"></span>CIRCUIT DESCRIPTION

The [ADL5387](http://www.analog.com/ADL5387?doc=ADL5387.pdf) can be divided into five sections: the local oscillator (LO) interface, the RF voltage-to-current (V-to-I) converter, the mixers, the differential emitter follower outputs, and the bias circuit. A detailed block diagram of the device is shown in [Figure 49.](#page-14-6) 



*Figure 49. Block Diagram*

<span id="page-14-6"></span>The LO interface generates two LO signals at 90° of phase difference to drive two mixers in quadrature. RF signals are converted into currents by the V-to-I converters that feed into the two mixers. The differential I and Q outputs of the mixers are buffered via emitter followers. Reference currents to each section are generated by the bias circuit. A detailed description of each section follows.

# <span id="page-14-1"></span>**LO INTERFACE**

The LO interface consists of a buffer amplifier followed by a frequency divider that generate two carriers at half the input frequency and in quadrature with each other. Each carrier is then amplified and amplitude-limited to drive the doublebalanced mixers.

## <span id="page-14-2"></span>**V-TO-I CONVERTER**

The differential RF input signal is applied to a resistively degenerated common base stage, which converts the differential input voltage to output currents. The output currents then modulate the two half-frequency LO carriers in the mixer stage.

## <span id="page-14-3"></span>**MIXERS**

The [ADL5387](http://www.analog.com/ADL5387?doc=ADL5387.pdf) has two double-balanced mixers: one for the in-phase channel (I channel) and one for the quadrature channel (Q channel). These mixers are based on the Gilbert cell design of four cross-connected transistors. The output currents from the two mixers are summed together in the resistive loads that then feed into the subsequent emitter follower buffers.

## <span id="page-14-4"></span>**EMITTER FOLLOWER BUFFERS**

The output emitter followers drive the differential I and Q signals off-chip. The output impedance is set by on-chip 25  $\Omega$ series resistors that yield a 50  $\Omega$  differential output impedance for each baseband port. The fixed output impedance forms a voltage divider with the load impedance that reduces the effective gain. For example, a 500  $\Omega$  differential load has 1 dB lower effective gain than a high (10 k $\Omega$ ) differential load impedance.

# <span id="page-14-5"></span>**BIAS CIRCUIT**

A band gap reference circuit generates the proportional-toabsolute temperature (PTAT) as well as temperature-independent reference currents used by different sections. The mixer current can be reduced via an external resistor between the BIAS pin and ground. When the BIAS pin is open, the mixer runs at maximum current and hence the greatest dynamic range. The mixer current can be reduced by placing a resistance to ground; therefore, reducing overall power consumption, noise figure, and IIP3. The effect on each of these parameters is shown in [Figure 14,](#page-7-0) [Figure 17,](#page-8-0) an[d Figure 18.](#page-8-1)

# <span id="page-15-1"></span><span id="page-15-0"></span>APPLICATIONS INFORMATION **BASIC CONNECTIONS**

[Figure 51](#page-15-4) shows the basic connections schematic for the [ADL5387.](http://www.analog.com/ADL5387?doc=ADL5387.pdf)

## <span id="page-15-2"></span>**POWER SUPPLY**

The nominal voltage supply for th[e ADL5387](http://www.analog.com/ADL5387?doc=ADL5387.pdf) is 5 V and is applied to the VPA, VPB, VPL, and VPX pins. Ground should be connected to the COM, CML, and CMRF pins. Each of the supply pins should be decoupled using two capacitors; recommended capacitor values are 100 pF and 0.1 µF.

## <span id="page-15-3"></span>**LOCAL OSCILLATOR (LO) INPUT**

The LO port is driven in a single-ended manner. The LO signal must be ac-coupled via a 1000 pF capacitor directly into LOIP, and LOIN is ac-coupled to ground also using a 1000 pF capacitor. The LO port is designed for a broadband 50  $\Omega$  match and therefore exhibits excellent return loss from 60 MHz to 4 GHz. The LO return loss can be seen i[n Figure 24.](#page-9-0) [Figure 50](#page-15-5) shows the LO input configuration.



<span id="page-15-5"></span>The recommended LO drive level is between −6 dBm and +6 dBm. For operation below 50 MHz, a minimum LO drive level of 0 dBm should be used. The LO frequency at the input to the device should be twice that of the desired LO frequency at the mixer core. The applied LO frequency range is between 60 MHz and 4 GHz.



<span id="page-15-4"></span>*Figure 51. Basic Connections Schematic fo[r ADL5387](http://www.analog.com/ADL5387?doc=ADL5387.pdf)*

## <span id="page-16-0"></span>**RF INPUT**

The RF inputs have a differential input impedance of approximately 50 Ω. For optimum performance, the RF port should be driven differentially through a balun. The recommended balun is M/A-COM ETC1-1-13. The RF inputs to the device should be ac-coupled with 1000 pF capacitors. Ground-referenced choke inductors must also be connected to RFIP and RFIN (recommended value = 120 nH, Coilcraft 0402CS-R12XJL) for appropriate biasing. Several important aspects must be taken into account when selecting an appropriate choke inductor for this application. First, the inductor must be able to handle the approximately 40 mA of standing dc current being delivered from each of the RF input pins (RFIP, RFIN). (The suggested 0402 inductor has a 50 mA current rating). The purpose of the choke inductors is to provide a very low resistance dc path to ground and high ac impedance at the RF frequency so as not to affect the RF input impedance. A choke inductor that has a selfresonant frequency greater than the RF input frequency ensures that the choke is still looking inductive and therefore has a more predictable ac impedance (jωL) at the RF frequency. [Figure 52](#page-16-2) shows the RF input configuration.

<span id="page-16-2"></span>

The differential RF port return loss has been characterized as shown in [Figure 53.](#page-16-3)



### <span id="page-16-3"></span><span id="page-16-1"></span>**BASEBAND OUTPUTS**

The baseband outputs QHI, QLO, IHI, and ILO are fixed impedance ports. Each baseband pair has a 50 Ω differential output impedance. The outputs can be presented with differential loads as low as 200  $\Omega$  (with some degradation in linearity and gain) or high impedance differential loads (500  $\Omega$  or greater impedance yields the same excellent linearity) that is typical of an ADC. The TCM9-1 9:1 balun converts the differential IF output to single-ended. When loaded with 50 Ω, this balun presents a 450  $\Omega$  load to the device. The typical maximum linear voltage swing for these outputs is 2 V p-p differential. The bias level on these pins is equal to VPOS − 2.8 V. The output 3 dB bandwidth is 240 MHz. [Figure 54](#page-16-4) shows the baseband output configuration.



<span id="page-16-4"></span>*Figure 54. Baseband Output Configuration*

## <span id="page-17-0"></span>**ERROR VECTOR MAGNITUDE (EVM) PERFORMANCE**

EVM is a measure used to quantify the performance of a digital radio transmitter or receiver. A signal received by a receiver would have al[l constellation points](http://en.wikipedia.org/wiki/Constellation_diagram) at the ideal locations; however, various imperfections in the implementation (such a[s carrier](http://en.wikipedia.org/w/index.php?title=Carrier_leakage&action=edit)  [leakage,](http://en.wikipedia.org/w/index.php?title=Carrier_leakage&action=edit) [phase noise,](http://en.wikipedia.org/wiki/Phase_noise) and quadrature error) cause the actual constellation points to deviate from the ideal locations.

The [ADL5387](http://www.analog.com/ADL5387?doc=ADL5387.pdf) shows excellent EVM performance for various modulation schemes. [Figure 55](#page-17-1) shows typical EVM performance over input power range for a point-to-point application with 16 QAM modulation schemes and zero-IF baseband. The differential dc offsets on the [ADL5387](http://www.analog.com/ADL5387?doc=ADL5387.pdf) are in the order of a few mV. However, ac coupling the baseband outputs with 10 µF capacitors helps to eliminate dc offsets and enhances EVM performance. With a 10 MHz BW signal, 10 µF ac coupling capacitors with the 500  $\Omega$  differential load results in a high-pass corner frequency of ~64 Hz which absorbs an insignificant amount of modulated signal energy from the baseband signal. By using ac coupling capacitors at the baseband outputs, the dc offset effects, which can limit dynamic range at low input power levels, can be eliminated.



<span id="page-17-1"></span>*Figure 55. RF = 140 MHz, IF = 0 Hz, EVM vs. Input Power for a 16 QAM 10 Msym/s Signal (AC-Coupled Baseband Outputs)*

[Figure 56](#page-17-2) shows the EVM performance of th[e ADL5387](http://www.analog.com/ADL5387?doc=ADL5387.pdf) when ac-coupled, with an IEEE 802.16e WiMAX signal.



<span id="page-17-2"></span>*Figure 56. RF = 750 MHz, IF = 0 Hz, EVM vs. Input Power for a 16 QAM 10 MHz Bandwidth Mobile WiMAX Signal (AC-Coupled Baseband Outputs)*

[Figure 57](#page-17-3) exhibits the zero IF EVM performance of a WCDMA signal over a wide RF input power range.



<span id="page-17-3"></span>*Figure 57. RF = 1950 MHz, IF = 0 Hz, EVM vs. Input Power for a WCDMA (AC-Coupled Baseband Outputs)*

06764-051



*Figure 58. Illustration of the Image Problem*

## <span id="page-18-2"></span><span id="page-18-0"></span>**LOW IF IMAGE REJECTION**

The image rejection ratio is the [ratio](http://en.wikipedia.org/wiki/Ratio) of the intermediate [frequency](http://en.wikipedia.org/wiki/Frequency) (IF) [signal level](http://en.wikipedia.org/wiki/Signal_level) produced by the desire[d input](http://en.wikipedia.org/wiki/Input) frequency to that produced by th[e image frequency.](http://en.wikipedia.org/wiki/Image_frequency) The image rejection ratio is expressed in [decibels.](http://en.wikipedia.org/wiki/Decibel) Appropriate image rejection is critical because the image power can be much higher than that of the desired signal, thereby plaguing the down conversion process[. Figure 58](#page-18-2) illustrates the image problem. If the upper sideband (lower sideband) is the desired band, a 90° shift to the Q channel (I channel) cancels the image at the lower sideband (upper sideband).

[Figure 59](#page-18-3) shows the excellent image rejection capabilities of the [ADL5387](http://www.analog.com/ADL5387?doc=ADL5387.pdf) for low IF applications, such as CDMA2000. The [ADL5387](http://www.analog.com/ADL5387?doc=ADL5387.pdf) exhibits image rejection greater than 45 dB over the broad frequency range for an IF = 1.23 MHz.



<span id="page-18-3"></span>*Figure 59. Image Rejection vs. RF Input Frequency for a CDMA2000 Signal, IF = 1.23 MHz*

## <span id="page-18-1"></span>**EXAMPLE BASEBAND INTERFACE**

In most direct conversion receiver designs, it is desirable to select a wanted carrier within a specified band. The desired channel can be demodulated by tuning the LO to the appropriate carrier frequency. If the desired RF band contains multiple carriers of interest, the adjacent carriers would also be down converted to a lower IF frequency. These adjacent carriers can be problematic if they are large relative to the wanted carrier as they can overdrive the baseband signal detection circuitry. As a result, it is often necessary to insert a filter to provide sufficient rejection of the adjacent carriers.

It is necessary to consider the overall source and load impedance presented by th[e ADL5387](http://www.analog.com/ADL5387?doc=ADL5387.pdf) and ADC input to design the filter network. The differential baseband output impedance of the [ADL5387](http://www.analog.com/ADL5387?doc=ADL5387.pdf) is 50  $\Omega$ . The [ADL5387](http://www.analog.com/ADL5387?doc=ADL5387.pdf) is designed to drive a high impedance ADC input. It may be desirable to terminate the ADC input down to lower impedance by using a terminating resistor, such as 500  $Ω$ . The terminating resistor helps to better define the input impedance at the ADC input. The order and type of filter network depends on the desired high frequency rejection required, pass-band ripple, and group delay. Filter design tables provide outlines for various filter types and orders, illustrating the normalized inductor and capacitor values for a 1 Hz cutoff frequency and 1  $\Omega$  load. After scaling the normalized prototype element values by the actual desired cut-off frequency and load impedance, the series reactance elements are halved to realize the final balanced filter network component values.

As an example, a second-order, Butterworth, low-pass filter design is shown i[n Figure 60](#page-19-0) where the differential load impedance is 500 Ω, and the source impedance of the [ADL5387](http://www.analog.com/ADL5387?doc=ADL5387.pdf) is 50 Ω. The normalized series inductor value for the 10-to-1, load-tosource impedance ratio is 0.074 H, and the normalized shunt capacitor is 14.814 F. For a 10.9 MHz cutoff frequency, the single-ended equivalent circuit consists of a 0.54 µH series inductor followed by a 433 pF shunt capacitor.

The balanced configuration is realized as the 0.54 µH inductor is split in half to realize the network shown in [Figure 60.](#page-19-0)



<span id="page-19-0"></span>*Figure 60. Second-Order, Butterworth, Low-Pass Filter Design Example*

A complete design example is shown in [Figure 63.](#page-20-0) A sixth-order Butterworth differential filter having a 1.9 MHz corner frequency interfaces the output of the [ADL5387](http://www.analog.com/ADL5387?doc=ADL5387.pdf) to that of an ADC input. The 500  $\Omega$  load resistor defines the input impedance of the ADC. The filter adheres to typical direct conversion WCDMA applications, where 1.92 MHz away from the carrier IF frequency, 1 dB of rejection is desired and 2.7 MHz away 10 dB of rejection is desired.

[Figure 61](#page-19-1) and [Figure 62](#page-19-2) show the measured frequency response and group delay of the filter.

<span id="page-19-1"></span>

<span id="page-19-2"></span>*Figure 62. Baseband Filter Group Delay*

# Data Sheet **ADL5387**



<span id="page-20-0"></span>*Figure 63. Sixth Order Low-Pass Butterworth Baseband Filter Schematic*

# <span id="page-21-0"></span>CHARACTERIZATION SETUPS

[Figure 64 t](#page-21-1)[o Figure 66](#page-22-0) show the general characterization bench setups used extensively for th[e ADL5387.](http://www.analog.com/ADL5387?doc=ADL5387.pdf) The setup shown in [Figure 66 w](#page-22-0)as used to do the bulk of the testing and used sinusoidal signals on both the LO and RF inputs. An automated Agilent-VEE program was used to control the equipment over the IEEE bus. This setup was used to measure gain, IP1dB, IIP2, IIP3, I/Q gain match, and quadrature error. Th[e ADL5387 c](http://www.analog.com/ADL5387?doc=ADL5387.pdf)haracterization board had a 9-to-1 impedance transformer on each of the differential baseband ports to do the differential-to-singleended conversion.

The two setups shown i[n Figure 64](#page-21-1) an[d Figure 65](#page-22-1) were used for making NF measurements[. Figure 64 s](#page-21-1)hows the setup for measuring NF with no blocker signal applied whil[e Figure 65](#page-22-1)  was used to measure NF in the presence of a blocker. For both setups, the noise was measured at a baseband frequency of

10 MHz. For the case where a blocker was applied, the output blocker was at 15 MHz baseband frequency. Note that great care must be taken when measuring NF in the presence of a blocker. The RF blocker generator must be filtered to prevent its noise (which increases with increasing generator output power) from swamping the noise contribution of the [ADL5387.](http://www.analog.com/ADL5387?doc=ADL5387.pdf) At least 30 dB of attention at the RF and image frequencies is desired. For example, with a 2xLO of 1848 MHz applied to th[e ADL5387,](http://www.analog.com/ADL5387?doc=ADL5387.pdf) the internal 1xLO is 924 MHz. To obtain a 15 MHz output blocker signal, the RF blocker generator is set to 939 MHz and the filters tuned such that there is at least 30 dB of attenuation from the generator at both the desired RF frequency (934 MHz) and the image RF frequency (914 MHz). Finally, the blocker must be removed from the output (by the 10 MHz low-pass filter) to prevent the blocker from swamping the analyzer.



<span id="page-21-1"></span>Figure 64. General Noise Figure Measurement Setup





<span id="page-22-1"></span><span id="page-22-0"></span>

# <span id="page-23-0"></span>EVALUATION BOARD

The [ADL5387](http://www.analog.com/ADL5387?doc=ADL5387.pdf) evaluation board is available. The board can be used for single-ended or differential baseband analysis. The default configuration of the board is for single-ended baseband analysis.



*Figure 67. Evaluation Board Schematic*



## **Table 4. Evaluation Board Configuration Options**

ADL5387 Data Sheet



*Figure 68. Evaluation Board Top Layer* 



*Figure 69. Evaluation Board Top Layer Silkscreen*



*Figure 70. Evaluation Board Bottom Layer*



*Figure 71. Evaluation Board Bottom Layer Silkscreen*

# <span id="page-26-0"></span>OUTLINE DIMENSIONS



## <span id="page-26-1"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

**©2007–2016 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06764-0-8/16(C)**



www.analog.com

Rev. C | Page 27 of 27



### **ООО "ЛайфЭлектроникс" "LifeElectronics" LLC**

*ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 30101810900000000703 БИК 044030703* 

 *Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.*

*С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров*

 *Мы предлагаем:*

- *Конкурентоспособные цены и скидки постоянным клиентам.*
- *Специальные условия для постоянных клиентов.*
- *Подбор аналогов.*
- *Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.*
- *Приемлемые сроки поставки, возможна ускоренная поставка.*
- *Доставку товара в любую точку России и стран СНГ.*
- *Комплексную поставку.*
- *Работу по проектам и поставку образцов.*
- *Формирование склада под заказчика.*
- *Сертификаты соответствия на поставляемую продукцию (по желанию клиента).*
- *Тестирование поставляемой продукции.*
- *Поставку компонентов, требующих военную и космическую приемку.*
- *Входной контроль качества.*
- *Наличие сертификата ISO.*

 *В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.*

*Конструкторский отдел помогает осуществить:*

- *Регистрацию проекта у производителя компонентов.*
- *Техническую поддержку проекта.*
- *Защиту от снятия компонента с производства.*
- *Оценку стоимости проекта по компонентам.*
- *Изготовление тестовой платы монтаж и пусконаладочные работы.*



 *Tел: +7 (812) 336 43 04 (многоканальный) Email: [org@lifeelectronics.ru](mailto:org@lifeelectronics.ru)*

### *www[.lifeelectronics.ru](http://lifeelectronics.ru/)*