

## SimtekSoftStore 2K x 8 nvSRAM

#### Features

#### Description

- High-performance CMOS nonvolatile static RAM 2048 x 8 bits
- 25, 35 and 45 ns Access Times
- 12, 20 and 25 ns Output Enable Access Times
- Software STORE Initiation (STORE Cycle Time < 10 ms)</li>
- Automatic STORE Timing
- 10<sup>6</sup> STORE cycles to EEPROM
- 100 years data retention in EEPROM
- Automatic RECALL on Power Up
- Software RECALL Initiation (RECALL Cycle Time < 20 μs)</li>
- Unlimited RECALL cycles from EEPROM
- Unlimited Read and Write to SRAM
- Single 5 V ± 10 % Operation
- Operating temperature ranges: 0 to 70 °C -40 to 85 °C
- QS 9000 Quality Standard
- ESD protection > 2000 V (MIL STD 883C M3015.7-HBM)
- RoHS compliance and Pb- free
- Packages: PDIP28 (600 mil) SOP24 (300 mil)

The U631H16 has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as an ordinary static RAM. In nonvolatile operation, data is transferred in parallel from SRAM to EEPROM or from EEPROM to SRAM. In this mode SRAM functions are disabled.

The U631H16 is a fast static RAM (25, 35, 45 ns), with a nonvolatile electrically erasable PROM (EEPROM) element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in EEPROM.

Data transfers from the SRAM to the EEPROM (the STORE operation), or from the EEPROM to the SRAM (the RECALL ) operation) are initiated through software sequences.

The U631H16 combines the high performance and ease of use of a fast SRAM with nonvolatile data

integrity.

Once a STORE cycle is initiated, further input or output are disabled until the cycle is completed.


Because a sequence of addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence or the sequence will be aborted.

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells.

The RECALL operation in no way alters the data in the EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.

## **Pin Configuration**

#### **Pin Description**




Signal Name	Signal Description
A0 - A10	Address Inputs
DQ0 - DQ7	Data In/Out
Ē	Chip Enable
G	Output Enable
W	Write Enable
VCC	Power Supply Voltage
VSS	Ground

SIMTER

1

#### Block Diagram



#### **Truth Table for SRAM Operations**

Operating Mode	Ē	W	G	DQ0 - DQ7
Standby/not selected	lected H * * High-Z			
Internal Read	L	Н	Н	High-Z
Read	L H L Data Outp		Data Outputs Low-Z	
Write	L	L	*	Data Inputs High-Z

\* H or L

#### Characteristics

All voltages are referenced to  $V_{SS} = 0 V$  (ground).

All characteristics are valid in the power supply voltage range and in the operating temperature range specified. Dynamic measurements are based on a rise and fall time of  $\leq$  5 ns, measured between 10 % and 90 % of V<sub>I</sub>, as well as input levels of V<sub>IL</sub> = 0 V and V<sub>IH</sub> = 3 V. The timing reference level of all input and output signals is 1.5 V, with the exception of the t<sub>dis</sub>-times and t<sub>en</sub>-times, in which cases transition is measured ± 200 mV from steady-state voltage.

Absolute Maximum Ratir	ngs <sup>a</sup>	Symbol	Min.	Max.	Unit
Power Supply Voltage		V <sub>CC</sub>	-0.5	7	V
Input Voltage		VI	-0.3	V <sub>CC</sub> +0.5	V
Output Voltage		Vo	-0.3	V <sub>CC</sub> +0.5	V
Power Dissipation		PD		1	W
Operating Temperature	С-Туре К-Туре	T <sub>a</sub>	0 -40	70 85	°C ℃
Storage Temperature		T <sub>stg</sub>	-65	150	°C

a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2



Recommended Operation Conditions	Symbol	Conditions	Min.	Max.	Unit
Power Supply Voltage	V <sub>CC</sub>		4.5	5.5	V
Input Low Voltage	V <sub>IL</sub>	-2 V at Pulse Width 10 ns permitted	-0.3	0.8	V
Input High Voltage	V <sub>IH</sub>		2.2	V <sub>CC</sub> +0.3	V

DC Characteristics	Symbol		Conditions	С-т	уре	K-T	уре	Unit
	Symbol		Jonations	Min.	Max.	Min.	Max.	Unit
Operating Supply Current <sup>b</sup>	I <sub>CC1</sub>	V <sub>CC</sub> V <sub>IL</sub> V <sub>IH</sub>	= 5.5 V = 0.8 V = 2.2 V					
		t <sub>c</sub> t <sub>c</sub> t <sub>c</sub>	= 25 ns = 35 ns = 45 ns		90 80 75		95 85 80	mA mA mA
Average Supply Current during STORE <sup>c</sup>	I <sub>CC2</sub>	V <sub>CC</sub> E W V <sub>IL</sub> V <sub>IH</sub>	= 5.5 V ≥ $V_{CC}$ -0.2 V ≥ $V_{CC}$ -0.2 V ≤ 0.2 V ≥ $V_{CC}$ -0.2 V		6		7	mA
Standby Supply Current <sup>d</sup> (Cycling TTL Input Levels)	I <sub>CC(SB)1</sub>	V <sub>CC</sub> E	= 5.5 V ≥ V <sub>IH</sub>					
		t <sub>c</sub> t <sub>c</sub> t <sub>c</sub>	= 25 ns = 35 ns = 45 ns		30 23 20		34 27 23	mA mA mA
Average Supply Current at t <sub>cR</sub> = 200 ns <sup>b</sup> (Cycling CMOS Input Levels)	I <sub>CC3</sub>	$\frac{V_{CC}}{W}$ $V_{IL}$ $V_{IH}$	= 5.5 V ≥ $V_{CC}$ -0.2 V ≤ 0.2 V ≥ $V_{CC}$ -0.2 V		15		15	mA
Standby Supply Current <sup>d</sup> (Stable CMOS Input Levels)	I <sub>CC(SB)</sub>	V <sub>CC</sub> E V <sub>IL</sub> V <sub>IH</sub>	= 5.5 V ≥ $V_{CC}$ -0.2 V ≤ 0.2 V ≥ $V_{CC}$ -0.2 V		1		1	mA

b:  $I_{CC1}$  and  $I_{CC3}$  are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded. The current  $I_{CC1}$  is measured for WRITE/READ - ratio of 1/2.

c: I<sub>CC2</sub> is the average current required for the duration of the STORE cycle (STORE Cycle Time).

d: Bringing E ≥ V<sub>IH</sub> will not produce standby current levels until any nonvolatile cycle in progress has timed out. See MODE SELECTION table. The current I<sub>CC(SB)1</sub> is measured for WRITE/READ - ratio of 1/2.



DC Characteristics	Symbol		onditions	С-т	уре	K-T	уре	Unit
Do onaracterístics	Gymbol			Min.	Max.	Min.	Max.	Onit
Output High Voltage Output Low Voltage	V <sub>OH</sub> V <sub>OL</sub>	V <sub>CC</sub> I <sub>OH</sub> I <sub>OL</sub>	= 4.5 V =-4 mA = 8 mA	2.4	0.4	2.4	0.4	V V
Output High Current Output Low Current	I <sub>OH</sub> I <sub>OL</sub>	V <sub>CC</sub> V <sub>OH</sub> V <sub>OL</sub>	= 4.5 V = 2.4 V = 0.4 V	8	-4	8	-4	mA mA
Input Leakage Current		V <sub>CC</sub>	= 5.5 V					
High Low	l <sub>iH</sub> I <sub>IL</sub>	V <sub>IH</sub> V <sub>IL</sub>	= 5.5 V = 0 V	-1	1	-1	1	μΑ μΑ
Output Leakage Current		V <sub>CC</sub>	= 5.5 V					
High at Three-State- Output Low at Three-State- Output	I <sub>OHZ</sub> I <sub>OLZ</sub>	V <sub>OH</sub> V <sub>OL</sub>	= 5.5 V = 0 V	-1	1	-1	1	μΑ μΑ

#### **SRAM Memory Operations**

No.	Switching Characteristics	Syn	nbol	2	25		35		45	
NO.	Read Cycle	Alt.	IEC	Min.	Max.	Min.	Max.	Min.	Max.	Unit
1	Read Cycle Time <sup>f</sup>	t <sub>AVAV</sub>	t <sub>cR</sub>	25		35		45		ns
2	Address Access Time to Data Valid <sup>g</sup>	t <sub>AVQV</sub>	t <sub>a(A)</sub>		25		35		45	ns
3	Chip Enable Access Time to Data Valid	t <sub>ELQV</sub>	t <sub>a(E)</sub>		25		35		45	ns
4	Output Enable Access Time to Data Valid	t <sub>GLQV</sub>	t <sub>a(G)</sub>		12		20		25	ns
5	E HIGH to Output in High-Z <sup>h</sup>	t <sub>EHQZ</sub>	t <sub>dis(E)</sub>		13		17		20	ns
6	G HIGH to Output in High-Z <sup>h</sup>	t <sub>GHQZ</sub>	t <sub>dis(G)</sub>		13		17		20	ns
7	E LOW to Output in Low-Z	t <sub>ELQX</sub>	t <sub>en(E)</sub>	5		5		5		ns
8	G LOW to Output in Low-Z	t <sub>GLQX</sub>	t <sub>en(G)</sub>	0		0		0		ns
9	Output Hold Time after Addr. Change <sup>g</sup>	t <sub>AXQX</sub>	t <sub>v(A)</sub>	3		3		3		ns
10	Chip Enable to Power Active <sup>e</sup>	t <sub>ELICCH</sub>		0		0		0		ns
11	Chip Disable to Power Standby <sup>d, e</sup>	t <sub>EHICCL</sub>			25		35		45	ns

4

e: Parameter guaranteed but not tested.


f: Device is continuously selected with  $\overline{E}$  and  $\overline{G}$  both LOW.

g: Address valid prior to or at the same time with  $\overline{E}$  transition LOW.


h: Measured  $\pm$  200 mV from steady state output voltage.



Read Cycle 1: Ai-controlled (during Read cycle:  $\overline{E} = \overline{G} = V_{IL}, \overline{W} = V_{IH})^{f}$ 



Read Cycle 2:  $\overline{G}$ -,  $\overline{E}$ -controlled (during Read cycle:  $\overline{W} = V_{IH}$ )<sup>g</sup>




No.	Switching Characteristics		Symbol		2	5	3	5	4	5	Unit
NO.	Write Cycle	Alt. #1	Alt. #2	IEC	Min.	Max.	Min.	Max.	Min.	Max.	
12	Write Cycle Time	t <sub>AVAV</sub>	t <sub>AVAV</sub>	t <sub>cW</sub>	25		35		45		ns
13	Write Pulse Width	t <sub>WLWH</sub>		t <sub>w(VV)</sub>	20		30		35		ns
14	Write Pulse Width Setup Time		t <sub>WLEH</sub>	t <sub>su(W)</sub>	20		30		35		ns
15	Address Setup Time	t <sub>AVWL</sub>	t <sub>AVEL</sub>	t <sub>su(A)</sub>	0		0		0		ns
16	Address Valid to End of Write	t <sub>AVWH</sub>	t <sub>AVEH</sub>	t <sub>su(A-WH)</sub>	20		30		35		ns
17	Chip Enable Setup Time	t <sub>ELWH</sub>		t <sub>su(E)</sub>	20		30		35		ns
18	Chip Enable to End of Write		t <sub>ELEH</sub>	t <sub>w(E)</sub>	20		30		35		ns
19	Data Setup Time to End of Write	t <sub>DVWH</sub>	t <sub>DVEH</sub>	t <sub>su(D)</sub>	12		18		20		ns
20	Data Hold Time after End of Write	t <sub>WHDX</sub>	t <sub>EHDX</sub>	t <sub>h(D)</sub>	0		0		0		ns
21	Address Hold after End of Write	t <sub>WHAX</sub>	t <sub>EHAX</sub>	t <sub>h(A)</sub>	0		0		0		ns
22	W LOW to Output in High-Z <sup>h, i</sup>	t <sub>WLQZ</sub>		t <sub>dis(W)</sub>		10		13		15	ns
23	W HIGH to Output in Low-Z	t <sub>WHQX</sub>		t <sub>en(W)</sub>	5		5		5		ns


5

SIMTEK

# Write Cycle #1: W-controlled<sup>j</sup>



## Write Cycle #2: E-controlled<sup>j</sup>



i: If  $\overline{W}$  is LOW and when  $\overline{E}$  goes LOW, the outputs remain in the high impedance state.

j:  $\overline{E}$  or  $\overline{W}$  must be  $\ge V_{IH}$  during address transitions.



STK Control #ML0042


6

#### **Nonvolatile Memory Operations**

No	ORE Cycle Inhibit and Symbol tomatic Power Up RECALL		Min.	Max.	Unit	
NO.	Automatic Power Up RECALL	Alt.	IEC	IVIII.	Wax.	Unit
24	Power Up RECALL Duration <sup>k, e</sup>	t <sub>RESTORE</sub>			650	μs
	Low Voltage Trigger Level	V <sub>SWITCH</sub>		4.0	4.5	V

k:  $t_{\text{RESTORE}}$  starts from the time  $V_{\text{CC}}$  rises above  $V_{\text{SWITCH}}$ .

#### STORE Cycle Inhibit and Automatic Power Up RECALL



#### **Software Mode Selection**

Ē	w	A10 - A0 (hex)	Mode	I/O	Power	Notes
L	Н	000 555 2AA 7FF 0F0 70F	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE	Output Data Output Data Output Data Output Data Output Data Output High Z	Active	I, m I, m I, m I, m I, m I
L	Н	000 555 2AA 7FF 0F0 70E	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL	Output Data Output Data Output Data Output Data Output Data Output High Z	Active	I, m I, m I, m I, m I, m I

I: The six consecutive addresses must be in order listed (000, 555, 2AA, 7FF, 0F0, 70F) for a Store cycle or (000, 555, 2AA, 7FF, 0F0, 70E) for a RECALL cycle. W must be high during all six consecutive cycles. See STORE cycle and RECALL cycle tables and diagrams for further details.

7

The following six-address sequence is used for testing purposes and should not be used: 000, 555, 2AA, 7FF, 0F0, 39C. m: I/O state assumes that  $\overline{G} \le V_{IL}$ . Activation of nonvolatile cycles does not depend on the state of  $\overline{G}$ .

Rev 1.0



No	Software Controlled STORE/RECALL	Symbol		25		35		45		Unit
No.	Cycle <sup>I, n</sup>	Alt.	IEC	Min.	Max.	Min.	Max.	Min.	Max.	Unit
25	STORE/RECALL Initiation Time	t <sub>AVAV</sub>	t <sub>cR</sub>	25		35		45		ns
26	Chip Enable to Output Inactive <sup>o</sup>	t <sub>ELQZ</sub>	t <sub>dis(E)SR</sub>		600		600		600	ns
27	STORE Cycle Time <sup>p</sup>	t <sub>ELQXS</sub>	t <sub>d(E)S</sub>		10		10		10	ms
28	RECALL Cycle Time <sup>q</sup>	t <sub>ELQXR</sub>	t <sub>d(E)R</sub>		20		20		20	μs
29	Address Setup to Chip Enable <sup>r</sup>	t <sub>AVELN</sub>	t <sub>su(A)SR</sub>	0		0		0		ns
30	Chip Enable Pulse Width <sup>r, s</sup>	t <sub>ELEHN</sub>	t <sub>w(E)SR</sub>	20		25		35		ns
31	Chip Disable to Address Change <sup>r</sup>	t <sub>EHAXN</sub>	t <sub>h(A)SR</sub>	0		0		0		ns

n: The software sequence is clocked with  $\overline{E}$  controlled READs.

o: Once the software controlled STORE or RECALL cycle is initiated, it completes automatically, ignoring all inputs.


p: Note that STORE cycles (but not RECALL) are aborted by V<sub>CC</sub> < V<sub>SWITCH</sub> (STORE inhibit).

q: An automatic RECALL also takes place at power up, starting when V<sub>CC</sub> exceeds V<sub>SWITCH</sub> and takes t<sub>RESTORE</sub>. V<sub>CC</sub> must not drop below V<sub>SWITCH</sub> once it has been exceeded for the RECALL to function properly.


r: Noise on the E pin may trigger multiple READ cycles from the same address and abort the address sequence.

s: If the Chip Enable Pulse Width is less than t<sub>a(E)</sub> (see Read Cycle) but greater than or equal t<sub>w(E)SR</sub>, than the data may not be valid at the end of the low pulse, however the STORE or RECALL will still be initiated.

## Software Controlled STORE/RECALL Cycle<sup>r, s, t, u</sup> ( $\overline{E}$ = HIGH after STORE initiation)



## Software Controlled STORE/RECALL Cycle<sup>r, s, t, u</sup> ( $\overline{E}$ = LOW after STORE initiation)




t: W must be HIGH when E is LOW during the address sequence in order to initiate a nonvolatile cycle. G may be either HIGH or LOW throughout. Addresses 1 through 6 are found in the mode selection table. Address 6 determines whether the U631H16 performs a STORE or RECALL.

8

u: Ē must be used to clock in the address sequence for the Software controlled STORE and RECALL cycles.



#### **Test Configuration for Functional Check**




v: In measurement of  $t_{dis}$ -times and  $t_{en}$ -times the capacitance is 5 pF.

w: Between  $V_{CC}$  and  $V_{SS}$  must be connected a high frequency bypass capacitor 0.1  $\mu$ F to avoid disturbances.

Capacitance <sup>e</sup>	Conditions	Symbol	Min.	Max.	Unit
Input Capacitance	$V_{CC} = 5.0 V$ $V_{I} = V_{SS}$	C <sub>1</sub>		8	pF
Output Capacitance	f = 1 MHz T <sub>a</sub> = 25 °C	Co		7	pF

All pins not under test must be connected with ground by capacitors.

#### **Ordering Code**



#### **Device Operation**

The U631H16 has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as a standard fast static RAM. In nonvolatile mode, data is transferred from SRAM to EEPROM (the STORE operation) or from EEPROM to SRAM (the RECALL operation). In this mode SRAM functions are disabled.

#### SRAM READ

The U631H16 performs a READ cycle whenever  $\overline{E}$  and  $\overline{G}$  are LOW while  $\overline{W}$  is HIGH. The address specified on pins A0 - A10 determines which of the 2048 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of  $t_{cR}$ . If the READ is initiated by  $\overline{E}$  or  $\overline{G}$ , the outputs will be valid at  $t_{a(E)}$  or at  $t_{a(G)}$ , whichever is later. The data outputs will repeatedly respond to address changes within the  $t_{cR}$  access time without the need for transition on any control input pins, and will remain valid until another address change or until  $\overline{E}$  or  $\overline{G}$  is brought HIGH or  $\overline{W}$  is brought LOW.

#### **SRAM WRITE**

A WRITE cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are LOW. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until ei-ther  $\overline{E}$  or  $\overline{W}$  goes HIGH at the end of the cycle. The data on pins DQ0 - 7 will be written into the memory if it is valid  $t_{su(D)}$  before the end of a  $\overline{W}$  controlled WRITE or  $t_{su(D)}$  before the end of an  $\overline{E}$  controlled WRITE.

It is recommended that  $\overline{G}$  is kept HIGH during the entire WRITE cycle to avoid data bus contention on the common I/O lines. If  $\overline{G}$  is left LOW, internal circuitry will turn off the output buffers  $t_{dis(W)}$  after  $\overline{W}$  goes LOW.

#### **Noise Consideration**

The U631H16 is a high speed memory and therefore it must have a high frequency bypass capacitor of approximately 0.1  $\mu$ F connected between V<sub>CC</sub> and V<sub>SS</sub> using leads and traces that are as short as possible. As with all high speed CMOS ICs, normal carefull routing of power, ground and signals will help prevent noise problems.

#### Software Nonvolatile STORE

The U631H16 software controlled STORE cycle is initiated by executing sequential READ cycles from six specific address locations. By relying on READ cycles only, the U631H16 implements nonvolatile operation while remaining compatible with standard 2K x 8 SRAMs. During the STORE cycle, an erase of the previous nonvolatile data is first



10

Rev 1.0

performed, followed by parallel programming of all nonvolatile elements. Once a STORE cycle is initiated, further inputs and outputs are disabled until the cycle is completed.

Because a sequence of addresses is used for STORE initiation, it is important that no other READ or WRITE accesses intervene in the sequence or the sequence will be aborted and no STORE or RECALL will take place.

To initiate the STORE cycle the following READ sequence must be performed:

1.	Read address	000	(hex) Valid READ
2.	Read address	555	(hex) Valid READ
3.	Read address	2AA	(hex) Valid READ
4.	Read address	7FF	(hex) Valid READ
5.	Read address	0F0	(hex) Valid READ
6.	Read address	70F	(hex) Initiate STORE

Once the sixth address in the sequence has been entered, the STORE cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles are used in the sequence. It is not necessary that  $\overline{G}$  is LOW for the sequence to be valid. After the t<sub>STORE</sub> cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

#### Software Nonvolatile RECALL

A RECALL cycle of the EEPROM data into the SRAM is initiated with a sequence of READ operations in a manner similar to the STORE initiation. To initiate the RECALL cycle the following sequence of READ operations must be performed:

1.	Read address	000	(hex)	Valid READ
2.	Read address	555	(hex)	Valid READ
3.	Read address	2AA	(hex)	Valid READ
4.	Read address	7FF	(hex)	Valid READ
5.	Read address	0F0	(hex)	Valid READ
6.	Read address	70E	(hex)	Initiate RECALL

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. The RECALL operation in no way alters the data in the EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.

#### Automatic Power Up RECALL

On power up, once  $V_{CC}$  exceeds the sense voltage of  $V_{SWITCH}$ , a RECALL cycle is automatically initiated. The voltage on the  $V_{CC}$  pin must not frop belwo  $V_{SWITCH}$  once it has risen above it in order for the RECALL to operate properly. Due to this automatic RECALL, SRAM operation cannot commence until  $t_{RESTORE}$  after  $V_{CC}$  exceeds  $V_{SWITCH}$ .

If the U631H16 is in a WRITE state at the end of power up RECALL, the SRAM data will be corrupted. To help avoid this situation, a 10 K $\Omega$  resistor should be connected between  $\overline{W}$  and V<sub>CC</sub>.

#### **Hardware Protection**

The U631H16 offers hardware protection against inadvertent STORE operation through  $V_{\rm CC}$  sense.

For  $V_{CC} < V_{SWITCH}$  the software initiated STORE operation will be inhibited.

#### Low Average Active Power

The U631H16 has been designed to draw significantly less power when  $\overline{E}$  is LOW (chip enabled) but the access cycle time is longer than 55 ns.

When  $\overline{E}$  is HIGH the chip consumes only standby current.

The overall average current drawn by the part depends on the following items:

- 1. CMOS or TTL input levels
- 2. the time during which the chip is disabled ( $\overline{E}$  HIGH)
- 3. the cycle time for accesses ( $\overline{E}$  LOW)
- 4. the ratio of READs to WRITEs
- 5. the operating temperature
- 6. the  $V_{CC}$  level

The information describes the type of component and shall not be considered as assured characteristics. Terms of delivery and rights to change design reserved.

SIMTER

#### LIFE SUPPORT POLICY

Simtek products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Simtek product could create a situation where personal injury or death may occur.

Components used in life-support devices or systems must be expressly authorized by Simtek for such purpose.

#### LIMITED WARRANTY

The information in this document has been carefully checked and is believed to be reliable. However, Simtek makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon it. The information in this document describes the type of component and shall not be considered as assured characteristics.

Simtek does not guarantee that the use of any information contained herein will not infringe upon the patent, trademark, copyright, mask work right or other rights of third parties, and no patent or licence is implied hereby. This document does not in any way extent Simtek's warranty on any product beyond that set forth in its standard terms and conditions of sale.

Simtek reserves terms of delivery and reserves the right to make changes in the products or specifications, or both, presented in this publication at any time and without notice.

# Change record

Date/Rev	Name	Change	
01.11.2001	Ivonne Steffens	format revision and release for "Memory CD 2002"	
20.04.2004	Matthias Schniebel	adding "Leadfree Green Package" to ordering information adding "Device Marking"	
7.4.2005	Stefan Günther	delete PDIP28 (300mil) and SOP28 (300mil), add 10 <sup>6</sup> endurance cycles and 100a data retention and ESD protection > 2000V	
31.3.2006	Troy Meester	changed to obsolete status	
1.0	Simtek	Assigned Simtek Document Control Number	



#### ООО "ЛайфЭлектроникс"

ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 3010181090000000703 БИК 044030703

Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

Мы предлагаем:

- Конкурентоспособные цены и скидки постоянным клиентам.
- Специальные условия для постоянных клиентов.
- Подбор аналогов.
- Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.
- Приемлемые сроки поставки, возможна ускоренная поставка.
- Доставку товара в любую точку России и стран СНГ.
- Комплексную поставку.
- Работу по проектам и поставку образцов.
- Формирование склада под заказчика.
- Сертификаты соответствия на поставляемую продукцию (по желанию клиента).
- Тестирование поставляемой продукции.
- Поставку компонентов, требующих военную и космическую приемку.
- Входной контроль качества.
- Наличие сертификата ISO.

В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- Регистрацию проекта у производителя компонентов.
- Техническую поддержку проекта.
- Защиту от снятия компонента с производства.
- Оценку стоимости проекта по компонентам.
- Изготовление тестовой платы монтаж и пусконаладочные работы.



Тел: +7 (812) 336 43 04 (многоканальный) Email: org@lifeelectronics.ru

#### www.lifeelectronics.ru