

# Quad 64-/256-Position I<sup>2</sup>C Nonvolatile Memory Digital Potentiometers

#### <span id="page-0-0"></span>**FEATURES**

**AD5253: quad 64-position resolution AD5254: quad 256-position resolution 1 kΩ, 10 kΩ, 50 kΩ, 100 kΩ Nonvolatile memory**<sup>1</sup> **stores wiper settings w/write protection Power-on refreshed to EEMEM settings in 300 µs typ EEMEM rewrite time = 540 µs typ Resistance tolerance stored in nonvolatile memory 12 extra bytes in EEMEM for user-defined information I 2 C-compatible serial interface Direct read/write access of RDAC**<sup>2</sup> **and EEMEM registers Predefined linear increment/decrement commands Predefined ±6 dB step change commands Synchronous or asynchronous quad-channel update Wiper setting readback 4 MHz bandwidth—1 kΩ version Single supply 2.7 V to 5.5 V Dual supply ±2.25 V to ±2.75 V 2 slave address-decoding bits allow operation of 4 devices 100-year typical data retention,**  $T_A = 55^{\circ}C$ **Operating temperature: –40°C to +105°C**

#### <span id="page-0-1"></span>**APPLICATIONS**

**Mechanical potentiometer replacement Low resolution DAC replacement RGB LED backlight control White LED brightness adjustment RF base station power amp bias control Programmable gain and offset control Programmable attenuators Programmable voltage-to-current conversion Programmable power supply Programmable filters Sensor calibrations**

#### <span id="page-0-2"></span>**GENERAL DESCRIPTION**

The AD5253/AD5254 are quad-channel,  $I^2C^*$ , nonvolatile mem-ory, digitally controlled potentiometers with 64/256 positions, respectively. These devices perform the same electronic adjust-ment functions as mechanical potentiometers, trimmers, and variable resistors.

The parts' versatile programmability allows multiple modes of operation, including read/write access in the RDAC and EEMEM registers, increment/decrement of resistance, resistance changes in ±6 dB scales, wiper setting readback, and extra EEMEM for storing user-defined information, such as memory data for other components, look-up table, or system identification information.

#### **Rev. C [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD5253_AD5254.pdf&page=%201&product=AD5253%20AD5254&rev=C)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

# Data Sheet **[AD5253/](http://www.analog.com/AD5253)[AD5254](http://www.analog.com/AD5254)**

#### **FUNCTIONAL BLOCK DIAGRAM**

<span id="page-0-3"></span>

*Figure 1.* 

The AD5253/AD5254 allow the host  $I<sup>2</sup>C$  controllers to write any of the 64-/256-step wiper settings in the RDAC registers and store them in the EEMEM. Once the settings are stored, they are restored automatically to the RDAC registers at system power-on; the settings can also be restored dynamically.

The AD5253/AD5254 provide additional increment, decrement, +6 dB step change, and –6 dB step change in synchronous or asynchronous channel update mode. The increment and decrement functions allow stepwise linear adjustments, with a  $\pm$  6 dB step change equivalent to doubling or halving the RDAC wiper setting. These functions are useful for steep-slope, nonlinear adjustments, such as white LED brightness and audio volume control.

The AD5253/AD5254 have a patented resistance-tolerance storing function that allows the user to access the EEMEM and obtain the absolute end-to-end resistance values of the RDACs for precision applications.

The AD5253/AD5254 are available in TSSOP-20 packages in 1 kΩ, 10 kΩ, 50 kΩ, and 100 kΩ options. All parts are guaranteed to operate over the –40°C to +105°C extended industrial temperature range.

1 The terms *nonvolatile memory* and *EEMEM* are used interchangeably. 2 The terms *digital potentiometer* and *RDAC* are used interchangeably.

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2003–2012 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)**

## TABLE OF CONTENTS



### **REVISION HISTORY**

#### **9/12—Rev. B to Rev. C**



#### **10/09—Rev. A to Rev. B**





#### **9/05—Rev. 0 to Rev. A**



**5/03—Revision 0: Initial Version**

## <span id="page-2-1"></span>ELECTRICAL CHARACTERISTICS

### <span id="page-2-0"></span>**1 kΩ VERSION**

 $V_{DD}$  = +3 V  $\pm$  10% or +5 V  $\pm$  10%,  $V_{SS}$  = 0 V or  $V_{DD}/V_{SS}$  =  $\pm$ 2.5 V  $\pm$  10%,  $V_A$  =  $V_{DD}$ ,  $V_B$  = 0 V, -40°C < T<sub>A</sub> < +105°C, unless otherwise noted.

**Table 1.** 



<span id="page-3-0"></span>

<sup>1</sup> Typical values represent average readings at 25℃ and V<sub>pp</sub> = 5 V.<br><sup>2</sup> Resistor position nonlinearity error (R-INL) is the deviation from an ideal value measured between the maximum and minimum resistance wiper positio relative step change from an ideal value measured between successive tap positions. Parts are guaranteed monotonic, except R-DNL of AD5254 1 kΩ version at V<sub>DD</sub> = 2.7 V,

 $I_w = V_{DD}/R$  for both  $V_{DD} = 3$  V and  $V_{DD} = 5$  V.<br><sup>3</sup> INL and DNL are measured at V<sub>w</sub> with the RDAC configured as a potentiometer divider similar to a voltage output digital-to-analog converter. V<sub>A</sub> = V<sub>DD</sub> and V<sub>B</sub> = 0

<sup>4</sup> Resistor Terminal A, Terminal B, and Terminal W have no limitations on polarity with respect to each other.

<sup>5</sup> Guaranteed by design and not subject to production test.

<sup>6</sup> Command 0 NOP should be activated after Command 1 to minimize  $I_{DD\_RESTORE}$  current consumption. <sup>7</sup> P<sub>DISS</sub> is calculated from  $I_{DD} \times V_{DD} = 5$  V. 8 All dynamic characteristics use V<sub>DD</sub> = 5 V.

### <span id="page-4-0"></span>**10 kΩ, 50 kΩ, 100 kΩ VERSIONS**

 $V_{DD}$  = +3 V  $\pm$  10% or +5 V  $\pm$  10%,  $V_{SS}$  = 0 V or  $V_{DD}/V_{SS}$  =  $\pm$ 2.5 V  $\pm$  10%,  $V_A$  =  $V_{DD}$ ,  $V_B$  = 0 V, -40°C < T<sub>A</sub> < +105°C, unless otherwise noted. **Table 2.** 



<span id="page-5-0"></span>

<sup>1</sup> Typical values represent average readings at 25°C and V<sub>pp</sub> = 5 V.<br><sup>2</sup> Resistor position nonlinearity error (R-INL) is the deviation from an ideal value measured between the maximum and minimum resistance wiper positi relative step change from an ideal value measured between successive tap positions. Parts are guaranteed monotonic, except R-DNL of AD5254 1 kΩ version at V<sub>DD</sub> = 2.7 V, I<sub>W</sub> = V<sub>DD</sub>/R for both V<sub>DD</sub> = 3 V and V<sub>DD</sub> = 5 V

<sup>3</sup> INL and DNL are measured at V<sub>W</sub> with the RDAC configured as a potentiometer divider, similar to a voltage output DAC. V<sub>A</sub> = V<sub>DD</sub> and V<sub>B</sub> = 0 V. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.

<sup>4</sup> Resistor Terminal A, Terminal B, and Terminal W have no limitations on polarity with respect to each other.

<sup>5</sup> Guaranteed by design and not subject to production test.

<sup>6</sup> Command 0 NOP should be activated after Command 1 to minimize  $I_{DD\_RESTONE}$  current consumption.<br><sup>7</sup> P<sub>DISS</sub> is calculated from  $I_{DD} \times V_{DD} = 5$  V.<br><sup>8</sup> All dynamic characteristics use V<sub>DD</sub> = 5 V.

#### <span id="page-6-0"></span>**INTERFACE TIMING CHARACTERISTICS**

All input control voltages are specified with  $t_R = t_F = 2.5$  ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V. Switching characteristics are measured using both  $V_{DD} = 3$  V and 5 V.

#### **Table 3.**



<sup>1</sup> Se[e Figure 23 f](#page-13-2)or location of measured values.

<sup>2</sup> Typical values represent average readings at 25°C and V<sub>DD</sub> = 5 V.<br><sup>3</sup> During power-up all outputs are preset to midscale before restorir

<sup>3</sup> During power-up, all outputs are preset to midscale before restoring the EEMEM contents. RDAC0 has the shortest EEMEM restore time, whereas RDAC3 has the longest. Delay time after power-on or reset before new EEMEM data to be written.

<sup>5</sup> Endurance is qualified to 100,000 cycles per JEDEC Std. 22 Method A117 and measured at –40°C, +25°C, and +105°C; typical endurance at +25°C is 700,000 cycles.<br><sup>6</sup> Betention lifetime equivalent at junction temperature T  $6$  Retention lifetime equivalent at junction temperature T<sub>J</sub> = 55°C per JEDEC Std. 22, Method A117. Retention lifetime based on an activation energy of 0.6 eV derates with junction temperature.

7 When the part is not in operation, the SDA and SCL pins should be pulled high. When these pins are pulled low, the I2 C interface at these pins conducts a current of about 0.8 mA at  $V_{DD} = 5.5$  V and 0.2 mA at  $V_{DD} = 2.7$  V.

### <span id="page-7-0"></span>ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted



<span id="page-7-2"></span> $<sup>1</sup>$  Maximum terminal current is bound by the maximum applied voltage across</sup> any two of the A, B, and W terminals at a given resistance, the maximum current handling of the switches, and the maximum power dissipation of the package.  $V_{\text{DD}} = 5$  V.

<span id="page-7-3"></span><sup>2</sup> Package power dissipation =  $(T_{JMAX} - T_A)/\theta_{JA}$ .

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### <span id="page-7-1"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## <span id="page-8-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



*Figure 2. Pin Configuration*

#### **Table 5. Pin Function Descriptions**



### <span id="page-9-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS











Figure 11. Rheostat Mode Tempco (ΔR<sub>WB</sub>/R<sub>WB</sub>)/ΔT × 10<sup>6</sup> vs. Code

### Data Sheet **AD5253/AD5254**



Figure 12. Potentiometer Mode Tempco (ΔV<sub>WB</sub>/V<sub>WB</sub>)/ΔT × 10<sup>6</sup> vs. Code







Figure 14. Gain vs. Frequency vs. Code,  $R_{AB} = 10$  kΩ,  $T_A = 25^{\circ}$ C

03824-0-030

 $-0.030$ 13824



<span id="page-11-1"></span>Figure 20. tEEMEM\_RESTORE Of RDAC0 and RDAC3

<span id="page-11-0"></span>Figure 17.  $\Delta R_{AB}$  vs. Code, T<sub>A</sub> = 25°C

## Data Sheet **AD5253/AD5254**

03824-0-034

<span id="page-12-1"></span>03824-0-034

<span id="page-12-0"></span>

### <span id="page-13-0"></span>I 2 C INTERFACE



Figure 23. I<sup>2</sup>C Interface Timing Diagram

### <span id="page-13-2"></span><span id="page-13-1"></span>**I 2 C INTERFACE GENERAL DESCRIPTION**



From Slave to Master

- S = start condition
- $P = stop condition$
- A = acknowledge (SDA low)
- $\overline{A}$  = not acknowledge (SDA high)

 $R/\overline{W}$  = read enable at high; write enable at low



Figure 26. I<sup>2</sup>C-Combined Write/Read

### <span id="page-14-0"></span>**I 2 C INTERFACE DETAIL DESCRIPTION**

From Master to Slave

From Slave to Master

 $S = start condition$ 

 $P = stop condition$ 

 $A =$ acknowledge (SDA low)

 $\overline{A}$  = not acknowledge (SDA high)

AD1,  $AD0 = I<sup>2</sup>C$  device address bits, must match with the logic states at Pins AD1, AD0

 $R/\overline{W}$  read enable bit at logic high; write enable bit at logic low

 $\text{CMD}/\overline{\text{REG}}$  = command enable bit at logic high; register access bit at logic low

EE/RDAC = EEMEM register at logic high; RDAC register at logic low

*A4, A3, A2, A1, A0* = RDAC/EEMEM register addresses



<span id="page-14-1"></span>



<span id="page-14-3"></span><span id="page-14-2"></span>**Table 6. Addresses for Writing Data Byte Contents to RDAC Registers**  $(R/\overline{W} = 0, CMD/\overline{REG} = 0, EE/\overline{RDAC} = 0)$ 



#### *RDAC/EEMEM Write*

Setting the wiper position requires an RDAC write operation. The single write operation is shown in [Figure 27,](#page-14-1) and the consecutive write operation is shown in [Figure 28.](#page-14-2) In the consecutive write operation, if the RDAC is selected and the address starts at 0, the first data byte goes to RDAC0, the second data byte goes to RDAC1, the third data byte goes to RDAC2, and the fourth data byte goes to RDAC3. This operation can be continued for up to eight addresses with four unused addresses; it then loops back to RDAC0. If the address starts at any of the eight valid addresses, N, the data first goes to RDAC\_N,  $RDAC_N + 1$ , and so on; it loops back to RDAC0 after the eighth address. The RDAC address is shown i[n Table 6.](#page-14-3)

While the RDAC wiper setting is controlled by a specific RDAC register, each RDAC register corresponds to a specific EEMEM location, which provides nonvolatile wiper storage functionality. The addresses are shown i[n Table 7.](#page-15-0) The single and consecutive write operations also apply to EEMEM write operations.

There are 12 nonvolatile memory locations: EEMEM4 to EEMEM15. Users can store 12 bytes of information, such as memory data for other components, look-up tables, or system identification information.

In a write operation to the EEMEM registers, the device disables the  $I^2C$  interface during the internal write cycle. Acknowledge polling is required to determine the completion of the write cycle. See the [EEMEM Write-Acknowledge Polling](#page-17-0) section.

#### *RDAC/EEMEM Read*

The AD5253/AD5254 provide two different RDAC or EEMEM read operations. For example[, Figure 29](#page-16-0) shows the method of reading the RDAC0 to RDAC3 contents without specifying the address, assuming Address RDAC0 was already selected in the previous operation. If an RDAC\_N address other than RDAC0 was previously selected, readback starts with Address N, followed by  $N + 1$ , and so on.

[Figure 30](#page-16-1) illustrates a random RDAC or EEMEM read operation. This operation allows users to specify which RDAC or EEMEM register is read by issuing a dummy write command to change the RDAC address pointer and then proceeding with the RDAC read operation at the new address location.

<span id="page-15-0"></span>



**Table 8. Addresses for Reading (Restoring) RDAC Settings and User Data from EEMEM** 





 $1$  Users can store any of the 64 RDAC settings for AD5253 or any of the 256 RDAC settings for the AD5254 directly to the EEMEM. This is not limited to current RDAC wiper setting.

From Master to Slave

From Slave to Master

- $S = start condition$
- $P = stop condition$
- A = acknowledge (SDA low)
- $\overline{A}$  = not acknowledge (SDA high)

AD1, AD0 =  $I^2C$  device address bits, must match with the logic states at Pins AD1, AD0

 $R/\overline{W}$  = read enable bit at logic high; write enable bit at logic low

 $\text{CMD}/\overline{\text{REG}}$  = command enable bit at logic high; register access bit at logic low

- $C3, C2, C1, C0 =$  command bits
- *A2, A1, A0* = RDAC/EEMEM register addresses



*Figure 29. RDAC Current Read (Restricted to Previously Selected Address Stored in the Register)*

<span id="page-16-2"></span><span id="page-16-1"></span><span id="page-16-0"></span>

*Figure 31. RDAC Quick Command Write (Dummy Write)*

#### *RDAC/EEMEM Quick Commands*

The AD5253/AD5254 feature 12 quick commands that facilitate easy manipulation of RDAC wiper settings and provide RDACto-EEMEM storing and restoring functions. The command format is shown in [Figure](#page-16-2) 31, and the command descriptions are shown i[n Table 9.](#page-17-1)

When using a quick command, issuing a third byte is not needed, but is allowed. The quick commands reset and store RDAC to EEMEM require acknowledge polling to determine whether the command has finished executing.

#### *RAB Tolerance Stored in Read-Only Memory*

The AD5253/AD5254 feature patented  $R_{AB}$  tolerances storage in the nonvolatile memory. The tolerance of each channel is stored in the memory during the factory production and can be read by users at any time. The knowledge of the stored tolerance, which is the average of  $R_{AB}$  over all codes (see [Figure 16\)](#page-11-0), allows users to predict  $R_{AB}$  accurately. This feature is valuable for precision, rheostat mode, and open-loop applications, in which knowledge of absolute resistance is critical.

The stored tolerances reside in the read-only memory and are expressed as percentages. Each tolerance is 16 bits long and is stored in two memory locations (see [Table 10\)](#page-18-0). The tolerance data is expressed in sign magnitude binary format stored in two bytes; an example is shown in [Figure](#page-18-1) 32 . For the first byte in Register N, the MSB is designated for the sign  $(0 = + \text{ and } 1 = -)$ and the 7 LSB is designated for the integer portion of the tolerance. For the second byte in Register  $N + 1$ , all eight data

bits are designated for the decimal portion of tolerance. As shown in [Table 10](#page-18-0) and [Figure](#page-18-1) 32, for example, if the rated  $R_{AB}$  is 10 kΩ and the data readback from Address 11000 shows 0001 1100 and Address 11001 shows 0000 1111, then RDAC0 tolerance can be calculated as

 $MSB: 0 = +$ Next 7 MSB: 001 1100 = 28 8 LSB: 0000  $1111 = 15 \times 2^{-8} = 0.06$ Tolerance = 28.06% and, therefore,  $R_{AB\,\,\text{ACTUAL}} = 12.806 \,\text{k}\Omega$ 

#### <span id="page-17-0"></span>*EEMEM Write-Acknowledge Polling*

After each write operation to the EEMEM registers, an internal write cycle begins. The  $I^2C$  interface of the device is disabled. To determine if the internal write cycle is complete and the  $I^2C$ interface is enabled, interface polling can be executed.  $I^2C$ interface polling can be conducted by sending a start condition followed by the slave address and the write bit. If the  $I^2C$ interface responds with an ACK, the write cycle is complete and the interface is ready to proceed with further operations. Otherwise, I<sup>2</sup>C interface polling can be repeated until it succeeds. Command 2 and Command 7 also require acknowledge polling.

#### *EEMEM Write Protection*

Setting the  $\overline{\text{WP}}$  pin to logic low after EEMEM programming protects the memory and RDAC registers from future write operations. In this mode, the EEMEM and RDAC read operations function as normal.



#### <span id="page-17-1"></span>**Table 9. RDAC-to-EEMEM Interface and RDAC Operation Quick Command Bits (CMD/REG = 1, A2 = 0)**

<sup>1</sup> This command leaves the device in the EEMEM read power state, which consumes power. Issue the NOP command to return the device to its idle state.

## Data Sheet **AD5253/AD5254**



### <span id="page-18-0"></span>**Table 10. Address Table for Reading Tolerance (CMD/REG = 0, EE/RDAC = 1, A4 = 1)**



<span id="page-18-1"></span>*Figure 32. Format of Stored Tolerance in Sign Magnitude Format with Bit Position Descriptions (Unit is Percent, Only Data Bytes Are Shown)*

#### <span id="page-19-0"></span>**I 2 C-COMPATIBLE 2-WIRE SERIAL BUS**

<span id="page-19-1"></span>

<span id="page-19-2"></span>The first byte of the AD5253/AD5254 is a slave address byte (see [Figure 33](#page-19-1) an[d Figure 34\)](#page-19-2). It has a 7-bit slave address and an R/W bit. The 5 MSB of the slave address is 01011, and the next 2 LSB is determined by the states of the AD1 and AD0 pins. AD1 and AD0 allow the user to place up to four AD5253/AD5254 devices on one bus.

AD5253/AD5254 can be controlled via an  $I<sup>2</sup>C$ -compatible serial bus and are connected to this bus as slave devices. The 2-wire I 2 C serial bus protocol (se[e Figure 33](#page-19-1) an[d Figure 34\)](#page-19-2) follows:

1. The master initiates a data transfer by establishing a start condition, such that SDA goes from high to low while SCL is high (se[e Figure 33\)](#page-19-1). The following byte is the slave address byte, which consists of the 5 MSB of a slave address defined as 01011. The next two bits are AD1 and AD0,  $I^2C$ device address bits. Depending on the states of their AD1 and AD0 bits, four AD5253/AD5254 devices can be addressed on the same bus. The last LSB, the R/W bit, determines whether data is read from or written to the slave device.

The slave whose address corresponds to the transmitted address responds by pulling the SDA line low during the ninth clock pulse (this is called an acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register.

2. In the write mode (except when restoring EEMEM to the RDAC register), there is an instruction byte that follows the slave address byte. The MSB of the instruction byte is labeled  $\text{CMD}/\overline{\text{REG}}$ . MSB = 1 enables CMD, the command instruction byte; MSB = 0 enables general register writing. The third MSB in the instruction byte, labeled EE/RDAC, is true when MSB = 0 or when the device is in general writing mode. EE enables the EEMEM register, and REG

enables the RDAC register. The 5 LSB, A4 to A0, designates the addresses of the EEMEM and RDAC registers (see [Figure 27](#page-14-1) an[d Figure 28\)](#page-14-2). When  $MSB = 1$  or when the device is in CMD mode, the four bits following the MSB are C3 to C1, which correspond to 12 predefined EEMEM controls and quick commands; there are also four factoryreserved commands. The 3 LSB—A2, A1, and A0—are 4 channel RDAC addresses (se[e Figure](#page-16-2) 31). After acknowledging the instruction byte, the last byte in the write mode is the data byte. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (se[e Figure 33\)](#page-19-1).

- 3. In current read mode, the RDAC0 data byte immediately follows the acknowledgment of the slave address byte. After an acknowledgement, RDAC1 follows, then RDAC2, and so on. (There is a slight difference in write mode, where the last eight data bits representing RDAC3 data are followed by a no acknowledge bit.) Similarly, the transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (se[e Figure 34\)](#page-19-2). Another reading method, random read method, is shown in [Figure 30.](#page-16-1)
- 4. When all data bits have been read or written, a stop condition is established by the master. A stop condition is defined as a low-to-high transition on the SDA line that occurs while SCL is high. In write mode, the master pulls the SDA line high during the  $10<sup>th</sup>$  clock pulse to establish a stop condition (see [Figure 33\)](#page-19-1). In read mode, the master issues a no acknowledge for the ninth clock pulse, that is, the SDA line remains high. The master brings the SDA line low before the 10<sup>th</sup> clock pulse and then brings the SDA line high to establish a stop condition (see [Figure 34\)](#page-19-2).

### <span id="page-20-0"></span>THEORY OF OPERATION

The AD5253/AD5254 are quad-channel digital potentiometers in 1 kΩ, 10 kΩ, 50 kΩ, or 100 kΩ that allow 64/256 linear resistance step adjustments. The AD5253/AD5254 employ doublegate CMOS EEPROM technology, which allows resistance settings and user-defined data to be stored in the EEMEM registers. The EEMEM is nonvolatile, such that settings remain when power is removed. The RDAC wiper settings are restored from the nonvolatile memory settings during device power-up and can also be restored at any time during operation.

The AD5253/AD5254 resistor wiper positions are determined by the RDAC register contents. The RDAC register acts like a scratch-pad register, allowing unlimited changes of resistance settings. RDAC register contents can be changed using the device's serial I<sup>2</sup>C interface. The format of the data-words and the commands to program the RDAC registers are discussed in the I 2 [C Interface](#page-13-0) section.

The four RDAC registers have corresponding EEMEM memory locations that provide nonvolatile storage of resistor wiper position settings. The AD5253/AD5254 provide commands to store the RDAC register contents to their respective EEMEM memory locations. During subsequent power-on sequences, the RDAC registers are automatically loaded with the stored value.

Whenever the EEMEM write operation is enabled, the device activates the internal charge pump and raises the EEMEM cell gate bias voltage to a high level; this essentially erases the current content in the EEMEM register and allows subsequent storage of the new content. Saving data to an EEMEM register consumes about 35 mA of current and lasts approximately 26 ms. Because of charge-pump operation, all RDAC channels may experience noise coupling during the EEMEM writing operation.

The EEMEM restore time in power-up or during operation is about 300 µs. Note that the power-up EEMEM refresh time depends on how fast  $V_{DD}$  reaches its final value. As a result, any supply voltage decoupling capacitors limit the EEMEM restore time during power-up. For example, [Figure 20](#page-11-1) shows the power-up profile of the  $V_{DD}$  where there is no decoupling capacitors and the applied power is a digital signal. The device initially resets the RDACs to midscale before restoring the EEMEM contents. The omission of the decoupling capacitors should only be considered when the fast restoring time is absolutely needed in the application. In addition, users should issue a NOP Command 0 immediately after using Command 1 to restore the EEMEM setting to RDAC, thereby minimizing supply current dissipation. Reading user data directly from EEMEM does not require a similar NOP command execution.

In addition to the movement of data between RDAC and EEMEM registers, the AD5253/AD5254 provide other shortcut commands that facilitate programming, as shown i[n Table 11.](#page-20-3)



#### <span id="page-20-3"></span>**Table 11. Quick Commands**

### <span id="page-20-1"></span>**LINEAR INCREMENT/DECREMENT COMMANDS**

The increment and decrement commands (10, 11, 5, and 6) are useful for linear step-adjustment applications. These commands simplify microcontroller software coding by allowing the controller to send just an increment or decrement command to the AD5253/AD5254. The adjustments can be directed to a single RDAC or to all four RDACs.

#### <span id="page-20-2"></span>**±6 dB ADJUSTMENTS (DOUBLING/HALVING WIPER SETTING)**

The AD5253/AD5254 accommodate ±6 dB adjustments of the RDAC wiper positions by shifting the register contents to left/ right for increment/decrement operations, respectively. Command 3, Command 4, Command 8, and Command 9 can be used to increment or decrement the wiper positions in 6 dB steps synchronously or asynchronously.

Incrementing the wiper position by +6 dB essentially doubles the RDAC register value, whereas decrementing the wiper position by –6 dB halves the register content. Internally, the AD5253/AD5254 use shift registers to shift the bits left and right to achieve a ±6 dB increment or decrement. The maximum number of adjustments is nine and eight steps for incrementing from zero scale and decrementing from full scale, respectively. These functions are useful for various audio/video level adjustments, especially for white LED brightness settings in which human visual responses are more sensitive to large adjustments than to small adjustments.

### <span id="page-21-0"></span>**DIGITAL INPUT/OUTPUT CONFIGURATION**

SDA is a digital input/output with an open-drain MOSFET that requires a pull-up resistor for proper communication. On the other hand, SCL and  $\overline{WP}$  are digital inputs for which pull-up resistors are recommended to minimize the MOSFET crossconduction current when the driving signals are lower than  $V_{DD}$ . SCL and WP have ESD protection diodes, as shown in [Figure 35](#page-21-2) an[d Figure 36.](#page-21-3)

 $\overline{WP}$  can be permanently tied to  $V_{DD}$  without a pull-up resistor if the write-protect feature is not used. If  $\overline{\text{WP}}$  is left floating, an internal current source pulls it low to enable write protection. In applications in which the device is programmed infrequently, this allows the part to default to write-protection mode after any one-time factory programming or field calibration without using an on-board pull-down resistor. Because there are protection diodes on all inputs, the signal levels must not be greater than  $\mathrm{V_{\scriptscriptstyle{DD}}}$  to prevent forward biasing of the diodes.



*Figure 35. SCL Digital Input*

<span id="page-21-2"></span>

<span id="page-21-3"></span>*Figure 36. Equivalent WP Digital Input*

### <span id="page-21-1"></span>**MULTIPLE DEVICES ON ONE BUS**

The AD5253/AD5254 are equipped with two addressing pins, AD1 and AD0, that allow up to four AD5253/AD5254 devices to be operated on one  $I^2C$  bus. To achieve this result, the states of AD1 and AD0 on each device must first be defined. An example is shown in [Table 12](#page-21-4) and [Figure 37.](#page-21-5) In  $I^2C$  programming, each device is issued a different slave address—01011(AD1)(AD0) to complete the addressing.

<span id="page-21-4"></span>





<span id="page-21-5"></span>*Figure 37. Multiple AD5253/AD5254 Devices on a Single Bus*

In wireless base station smart-antenna systems that require arrays of digital potentiometers to bias the power amplifiers, large numbers of AD5253/AD5254 devices can be addressed by using extra decoders, switches, and I/O buses, as shown in [Figure 38.](#page-22-3) For example, to communicate to a total of 16 devices, four decoders and 16 sets of combinational switches (four sets shown in [Figure 38\)](#page-22-3) are needed. Two I/O buses serve as the common inputs of the four  $2 \times 4$  decoders and select four sets of outputs at each combination. Because the four sets of combination switch outputs are unique, as shown in [Figure 38,](#page-22-3)  a specific device is addressed by properly programming the  $I^2C$ with the slave address defined as 01011(AD1)(AD0). This operation allows one of 16 devices to be addressed, provided that the inputs of the two decoders do not change states. The inputs of the decoders are allowed to change once the operation of the specified device is completed.



Figure 38. Four Devices with AD1 and AD0 of 00

#### <span id="page-22-0"></span>**TERMINAL VOLTAGE OPERATION RANGE**

<span id="page-22-3"></span> $R = \frac{1}{2} \mu \text{F}$ <br>  $1 \mu \text{F}$ <br>  $\text{appl}$ <br>  $\text{and} \quad \text{supp}$ <br>  $\text{supp}$ <br>  $\$ The AD5253/AD5254 are designed with internal ESD diodes for protection; these diodes also set the boundaries for the terminal operating voltages. Positive signals present on Terminal A, Terminal B, or Terminal W that exceed  $V_{DD}$  are clamped by the forward-biased diode. Similarly, negative signals on Terminal A, Terminal B, or Terminal W that are more negative than Vss are also clamped (se[e Figure 39\)](#page-22-4). In practice, users should not operate  $V_{AB}$ ,  $V_{WA}$ , and  $V_{WB}$  to be higher than the voltage across  $V_{DD}$  to  $V_{SS}$ , but  $V_{AB}$ ,  $V_{WA}$ , and  $V_{WB}$  have no polarity constraint.



Figure 39. Maximum Terminal Voltages Set by V<sub>DD</sub> and Vss

#### <span id="page-22-4"></span><span id="page-22-1"></span>**POWER-UP AND POWER-DOWN SEQUENCES**

Because the ESD protection diodes limit the voltage compliance at Terminal A, Terminal B, and Terminal W [\(Figure 39\)](#page-22-4), it is important to power  $V_{DD}/V_{SS}$  before applying any voltage to these terminals. Otherwise, the diodes are forward biased such that  $V_{DD}/V_{SS}$  are powered unintentionally and may affect the user's circuit. Similarly, V<sub>DD</sub>/V<sub>SS</sub> should be powered down last. The ideal power-up sequence is in the following order: GND,  $V_{DD}$ ,  $V_{SS}$ , digital inputs, and  $V_A/V_B/V_W$ . The order of powering  $V_A$ ,  $V_B$ ,  $V_W$ , and the digital inputs is not important, as long as they are powered after V<sub>DD</sub>/V<sub>SS</sub>.

#### <span id="page-22-2"></span>**LAYOUT AND POWER SUPPLY BIASING**

It is always a good practice to employ a compact, minimum lead-length layout design. The leads to the input should be as direct as possible, with a minimum conductor length. Ground paths should have low resistance and low inductance.

Similarly, it is also good practice to bypass the power supplies with quality capacitors. Low equivalent series resistance (ESR) 1 μF to 10 μF tantalum or electrolytic capacitors should be applied at the supplies to minimize any transient disturbance and filter low frequency ripple. [Figure 40 i](#page-22-5)llustrates the basic supply-bypassing configuration for the AD5253/AD5254.



Figure 40. Power Supply-Bypassing Configuration

<span id="page-22-5"></span>The ground pin of the AD5253/AD5254 is used primarily as a digital ground reference. To minimize the digital ground bounce, the AD5253/AD5254 ground terminal should be joined remotely to the common ground (see [Figure 40\)](#page-22-5).

### Data Sheet **AD5253/AD5254**

#### <span id="page-23-0"></span>**DIGITAL POTENTIOMETER OPERATION**

The structure of the RDAC is designed to emulate the performance of a mechanical potentiometer. The RDAC contains a string of resistor segments with an array of analog switches that act as the wiper connection to the resistor array. The number of points is the resolution of the device. For example, the AD5253/AD5254 emulate 64/256 connection points with 64/256 equal resistance,  $R<sub>s</sub>$ , allowing them to provide better than 1.5%/0.4% resolution.

[Figure 41](#page-23-2) provides an equivalent diagram of the connections between the three terminals that make up one channel of the RDAC. Switches  $SW_A$  and  $SW_B$  are always on, but only one of switches SW(0) to SW( $2^{N-1}$ ) can be on at a time (determined by the setting decoded from the data bit). Because the switches are nonideal, there is a 75  $\Omega$  wiper resistance, R<sub>W</sub>. Wiper resistance is a function of supply voltage and temperature: Lower supply voltages and higher temperatures result in higher wiper resistances. Consideration of wiper resistance dynamics is important in applications in which accurate prediction of output resistance is required.



<span id="page-23-2"></span>*Figure 41. Equivalent RDAC Structure*

03824-0-041

#### <span id="page-23-1"></span>**PROGRAMMABLE RHEOSTAT OPERATION**

If either the W-to-B or W-to-A terminal is used as a variable resistor, the unused terminal can be opened or shorted with W; such operation is called rheostat mode (see [Figure 42\)](#page-23-3). The resistance tolerance can range ±20%.



*Figure 42. Rheostat Mode Configuration*

<span id="page-23-3"></span>The nominal resistance of the AD5253/AD5254 has 64/256 contact points accessed by the wiper terminal, plus the B terminal contact. The 6-/8-bit data-word in the RDAC register is decoded to select one of the 64/256 settings. The wiper's first connection starts at the B terminal for Data 0x00. This B terminal connection has a wiper contact resistance, R<sub>w</sub>, of 75 Ω, regardless of the nominal resistance. The second connection (the AD5253 10 kΩ part) is the first tap point where R<sub>WB</sub> = 231 Ω  $(R_{WB} = R_{AB}/64 + R_W = 156 \Omega + 75 \Omega)$  for Data 0x01, and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at  $R_{WR}$  = 9893 Ω. See [Figure 41](#page-23-2) for a simplified diagram of the equivalent RDAC circuit.

The general equation that determines the digitally programmed output resistance between W and B is

AD5253: RWB(D) = (D/64) × RAB + 75 Ω (1)

AD5254: RWB(D) = (D/256) × RAB + 75 Ω (2)

where:

*D* is the decimal equivalent of the data contained in the RDAC latch.

*RAB* is the nominal end-to-end resistance.



<span id="page-24-1"></span>Since the digital potentiometer is not ideal, a 75  $\Omega$  finite wiper resistance is present that can easily be seen when the device is programmed at zero scale. Because of the fine geometric and interconnects employed by the device, care should be taken to limit the current conduction between W and B to no more than  $±5$  mA continuous for a total resistance of 1 k $\Omega$  or a pulse of ±20 mA to avoid degradation or possible destruction of the device. The maximum dc current for AD5253 and AD5254 are shown in [Figure 21](#page-12-0) and [Figure 22,](#page-12-1) respectively.

Similar to the mechanical potentiometer, the resistance of the RDAC between Wiper W and Terminal A also produces a digitally controlled complementary resistance,  $R_{WA}$ . When these terminals are used, the B terminal can be opened. The  $R_{WA}$ starts at a maximum value and decreases as the data loaded into the latch increases in value (se[e Figure 43.](#page-24-1) The general equation for this operation is

AD5253: RWA(D) = [(64 – D)/64] × RAB + 75 Ω (3)

AD5254: RWA(D) = [(256 – D)/256] × RAB + 75 Ω (4)

The typical distribution of  $R_{AB}$  from channel-to-channel matches is about ±0.15% within a given device. On the other hand, device-to-device matching is process-lot dependent with a ±20% tolerance.

#### <span id="page-24-0"></span>**PROGRAMMABLE POTENTIOMETER OPERATION**

If all three terminals are used, the operation is called potentiometer mode (see [Figure 44\)](#page-24-2); the most common configuration is the voltage divider operation.



*Figure 44. Potentiometer Mode Configuration*

<span id="page-24-2"></span>If the wiper resistance is ignored, the transfer function is simply

AD5253: 
$$
V_W = \frac{D}{64} \times V_{AB} + V_B
$$
 (5)

AD5254: 
$$
V_W = \frac{D}{256} \times V_{AB} + V_B
$$
 (6)

A more accurate calculation that includes the wiper resistance effect is

$$
V_{W}(D) = \frac{\frac{D}{2^{N}} R_{AB} + R_{W}}{R_{AB} + 2R_{W}} V_{A}
$$
\n(7)

where  $2^N$  is the number of steps.

Unlike in rheostat mode operation, where the tolerance is high, potentiometer mode operation yields an almost ratiometric function of  $D/2^N$  with a relatively small error contributed by the  $R_W$  terms. Therefore, the tolerance effect is almost cancelled. Similarly, the ratiometric adjustment also reduces the temperature coefficient effect to 50 ppm/°C, except at low value codes where  $R_w$  dominates.

Potentiometer mode operations include other applications such as op amp input, feedback-resistor networks, and other voltagescaling applications. The A, W, and B terminals can, in fact, be input or output terminals, provided that  $|V_A|, |V_W|$ , and  $|V_B|$  do not exceed  $V_{DD}$  to  $V_{SS}$ .

### <span id="page-25-1"></span><span id="page-25-0"></span>APPLICATIONS INFORMATION **RGB LED BACKLIGHT CONTROLLER FOR LCD PANELS**

Because high power (>1 W) RGB LEDs offer superior color quality compared with cold cathode florescent lamps (CCFLs) as backlighting sources, it is likely that high-end LCD panels will employ RGB LEDs as backlight in the near future. Unlike conventional LEDs, high power LEDs have a forward voltage of 2 V to 4 V and consume more than 350 mA at maximum brightness. The LED brightness is a linear function of the conduction current, but not of the forward voltage. To increase the brightness of a given color, multiple LEDs can be connected in series, rather than in parallel, to achieve uniform brightness. For example, three red LEDs configured in series require an average of 6 V to 12 V headroom, but the circuit operation requires current control. As a result[, Figure 45](#page-26-0) shows the implementation of one high power RGB LED controller using a AD5254, a boost regulator, an op amp, and power MOSFETs.

The ADP1610 (U2 in [Figure 45\)](#page-26-0) is an adjustable boost regulator with its output adjusted by the AD5254's RDAC3. Such an output should be set high enough for proper operation but low enough to conserve power. The ADP1610's 1.2 V band gap reference is buffered to provide the reference level for the voltage dividers set by the AD5254's RDAC0 to RDAC2 and Resistor R2 to Resistor R4. For example, by adjusting the AD5254's RDAC0, the desirable voltage appears across the sense resistors,  $R_R$ . If U2's output is set properly, op amp U3A and power MOSFET N1 do whatever is necessary to regulate the current of the loop. As a result, the current through the sense resistor and the red LEDs is

$$
I_R = \frac{V_{RR}}{R_R} \tag{8}
$$

R8 is needed to prevent oscillation.

In addition to the 256 levels of adjustable current/brightness, users can also apply a PWM signal at U3's  $\overline{SD}$  pin to achieve finer brightness resolution or better power efficiency.



<span id="page-26-0"></span>Figure 45. Digital Potentiometer-Based RGB LED Controller

## <span id="page-27-0"></span>OUTLINE DIMENSIONS



#### <span id="page-28-0"></span>**ORDERING GUIDE**



<sup>1</sup> In the package marking, Line 1 shows the part number. Line 2 shows the branding information, such that B1 = 1 kΩ, B10 = 10 kΩ, and so on. There is also a "#" marking for the Pb-free part. Line 3 shows the date code in YYWW.<br><sup>2</sup> Z = RoHS Compliant Part.

<sup>3</sup> The evaluation board is shipped with the 10 kΩ R<sub>AB</sub> resistor option; however, the board is compatible with all available resistor value options.

## **NOTES**

## **NOTES**

### **NOTES**

Purchase of licensed I<sup>2</sup>C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

**© 2003–2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D03824-0-9/12(C)**



www.analog.com

Rev. C | Page 32 of 32



#### **ООО "ЛайфЭлектроникс" "LifeElectronics" LLC**

*ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 30101810900000000703 БИК 044030703* 

 *Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.*

*С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров*

 *Мы предлагаем:*

- *Конкурентоспособные цены и скидки постоянным клиентам.*
- *Специальные условия для постоянных клиентов.*
- *Подбор аналогов.*
- *Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.*
- *Приемлемые сроки поставки, возможна ускоренная поставка.*
- *Доставку товара в любую точку России и стран СНГ.*
- *Комплексную поставку.*
- *Работу по проектам и поставку образцов.*
- *Формирование склада под заказчика.*
- *Сертификаты соответствия на поставляемую продукцию (по желанию клиента).*
- *Тестирование поставляемой продукции.*
- *Поставку компонентов, требующих военную и космическую приемку.*
- *Входной контроль качества.*
- *Наличие сертификата ISO.*

 *В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.*

*Конструкторский отдел помогает осуществить:*

- *Регистрацию проекта у производителя компонентов.*
- *Техническую поддержку проекта.*
- *Защиту от снятия компонента с производства.*
- *Оценку стоимости проекта по компонентам.*
- *Изготовление тестовой платы монтаж и пусконаладочные работы.*



 *Tел: +7 (812) 336 43 04 (многоканальный) Email: [org@lifeelectronics.ru](mailto:org@lifeelectronics.ru)*

#### *www[.lifeelectronics.ru](http://lifeelectronics.ru/)*