## Data Sheet

## FEATURES

Charge pump with automatic gain selection of $1 \times, 1.5 \times$, and $2 \times$ for maximum efficiency
Up to two built-in comparator inputs with programmable modes for ambient light sensing
Outdoor, office, and dark modes for maximum backlight power savings
7 independent and programmable LED drivers
$\mathbf{6}$ drivers capable of $\mathbf{3 0 ~ m A ~ ( t y p i c a l ) ~}$
1 driver capable of 60 mA (typical)
Programmable maximum current limit ( 128 levels)
Standby mode for <1 $\mu \mathrm{A}$ current consumption
16 programmable fade in and fade out times
0.1 sec to 5.5 sec

Choose from linear, square, or cubic rates
Fading override
$I^{2} \mathrm{C}$-compatible interface for all programming
Dedicated reset pin and built-in power-on reset (POR)
Short-circuit, overvoltage, and overtemperature protection Internal soft start to limit inrush currents
Input-to-output isolation during faults or shutdown
Operation down to $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ with undervoltage lockout (UVLO) at $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}$
Small wafer level chip scale package (WLCSP) or lead frame chip scale package (LFCSP)

## APPLICATIONS

## Mobile display backlighting

Mobile phone keypad backlighting
Dual RGB backlighting
LED indication
General backlighting of small format displays

## GENERAL DESCRIPTION

The ADP8860 combines a programmable backlight LED charge pump driver with automatic phototransistor control. This combination allows for significant power savings because it changes the current intensity in office and dark ambient light conditions. By performing this function automatically, it eliminates the need for a processor to monitor the phototransistor.
The light intensity thresholds are fully programmable via the $\mathrm{I}^{2} \mathrm{C}^{\otimes}$ interface. A second phototransistor input, with dedicated comparators, improves the ambient light detection levels for various user operating conditions.

## TYPICAL OPERATING CIRCUIT



Figure 1.

The ADP8860 allows as many as six LEDs to be independently driven up to 30 mA (typical). A seventh LED can be driven to 60 mA (typical). All LEDs are programmable for minimum/maximum current and fade in/out times via the $\mathrm{I}^{2} \mathrm{C}$ interface. These LEDs can also be combined into groups to reduce the processor instructions during fade in/out.

Driving this entire configuration is a two-capacitor charge pump with gains of $1 \times, 1.5 \times$, and $2 \times$. This setup is capable of driving a maximum Iout of 240 mA from a supply of 2.5 V to 5.5 V . The device includes a variety of safety features including short-circuit, overvoltage, and overtemperature protection. These features allow easy implementation of a safe and robust design. Additionally, input inrush currents are limited via an integrated soft start combined with controlled input-to-output isolation.

The ADP8860 is available in two package types, either a compact $2 \mathrm{~mm} \times 2.4 \mathrm{~mm} \times 0.6 \mathrm{~mm}$ WLCSP (wafer level chip scale package) or a small LFCSP (lead frame chip scale package).

[^0]
## TABLE OF CONTENTS

Features ..... 1
Applications. ..... 1
General Description .....  1
Typical Operating Circuit ..... 1
Revision History ..... 2
Specifications ..... 3
$I^{2} \mathrm{C}$ Timing Diagram ..... 4
Absolute Maximum Ratings ..... 5
Maximum Temperature Ranges ..... 5
Thermal Resistance ..... 5
ESD Caution ..... 5
Pin Configurations and Function Descriptions ..... 6
Typical Performance Characteristics ..... 7
Theory of Operation ..... 11
Power Stage ..... 12
Operating Modes ..... 13
Backlight Operating Levels ..... 14
Backlight Maximum and Dim Settings ..... 15
Automated Fade In and Fade Out ..... 15
Backlight Turn On/Turn Off/Dim ..... 15
REVISION HISTORY
8/2018—Rev. 0 to Rev. A
Changes to Figure 3 ..... 6
Updated Outline Dimensions ..... 47
Changes to Ordering Guide ..... 48
Changes to Figure 50 ..... 48
Automatic Dim and Turn Off Timers ..... 16
Fade Override ..... 17
Ambient Light Sensing ..... 17
Automatic Backlight Adjustment ..... 18
Independent Sink Control ..... 18
Short-Circuit Protection Mode ..... 19
Overvoltage Protection ..... 19
Thermal Shutdown/Overtemperature Protection ..... 19
Interrupts ..... 21
Applications Information ..... 22
Determining the Transition Point of the Charge Pump ..... 22
Layout Guidelines ..... 22
Example Circuits ..... 23
$I^{2} \mathrm{C}$ Programming and Digital Control. ..... 24
Backlight Register Descriptions ..... 28
Independent Sink Register Descriptions ..... 35
Comparator Register Descriptions ..... 43
Outline Dimensions ..... 47
Ordering Guide ..... 48

## 5/2009—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{VIN}=3.6 \mathrm{~V}, \mathrm{SCL}=2.7 \mathrm{~V}, \mathrm{SDA}=2.7 \mathrm{~V}, \mathrm{nINT}=$ open, $\mathrm{nRST}=2.7 \mathrm{~V}, \mathrm{CMP}$ _IN $=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{D} 1: \mathrm{D7}}=0.4 \mathrm{~V}, \mathrm{C} 1=1 \mu \mathrm{~F}, \mathrm{C} 2=1 \mu \mathrm{~F}$, Cout $=1 \mu \mathrm{~F}$, typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and are not guaranteed, minimum and maximum limits are guaranteed from $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted.

Table 1.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY <br> Input Voltage <br> Operating Range <br> Startup Level <br> Low Level <br> $\mathrm{V}_{\text {In(START) }}$ Hysteresis <br> UVLO Noise Filter <br> Quiescent Current <br> Prior to $\mathrm{VIn}_{\text {INTART }}$ <br> During Standby <br> After Startup and Switching | $V_{\text {IN }}$ <br> VIN(START) <br> $\mathrm{V}_{\text {In(stop) }}$ <br> Vin(HYS) <br> tuvio <br> lo <br> lestart) <br> $\mathrm{l}_{\text {Q(STBY) }}$ <br> le(active) | $\mathrm{V}_{\text {IN }}$ increasing <br> VIN decreasing <br> After startup $\begin{aligned} & \mathrm{V}_{\mathbb{I N}}=\mathrm{V}_{\text {IN(START })}-100 \mathrm{mV} \\ & \mathrm{~V}_{\mathbb{N}}=3.6 \mathrm{~V}, \text { Bit } \mathrm{nSTBY}=0, \mathrm{SCL}=\mathrm{SDA}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{I}}=3.6 \mathrm{~V}, \text { Bit } \mathrm{nSTBY}=1, \text { lout }=0 \mathrm{~mA}, \\ & \text { gain }=2 \times \end{aligned}$ | 2.5 1.75 | $\begin{aligned} & 2.05 \\ & 1.97 \\ & 80 \\ & 10 \\ & 10 \\ & 0.3 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 2.30 \\ & \\ & \\ & 1.0 \\ & 7.2 \end{aligned}$ | V <br> V <br> V <br> mV <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA |
| $\begin{aligned} & \hline \text { OSCILLATOR } \\ & \text { Switching Frequency } \\ & \text { Duty Cycle } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{sw}} \\ & \mathrm{D} \end{aligned}$ |  | 0.8 | $\begin{aligned} & 1 \\ & 50 \end{aligned}$ | 1.32 | $\begin{aligned} & \mathrm{MHz} \\ & \% \end{aligned}$ |
| OUPUT CURRENT CONTROL <br> Maximum Drive Current <br> D1 to D7 $\begin{aligned} & \mathrm{T}_{\mu}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ <br> D7 Only ( 60 mA Setting) $\begin{aligned} & \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ <br> LED Current Source Matching ${ }^{1}$ <br> All Current Sinks <br> D2 to D7 Current Sinks <br> Leakage Current on LED Pins <br> Equivalent Output Resistance $\begin{aligned} & \text { Gain }=1 \times \\ & \text { Gain }=1.5 \times \\ & \text { Gain }=2 \times \end{aligned}$ <br> Regulated Output Voltage | ID1:D7(MAX) <br> ID7(60 mA) <br> Імatch <br> $\mathrm{I}_{\text {match7 }}$ <br> Imatche $^{\text {m }}$ <br> ID1:D7(LKG) <br> Rout <br> Vout(REG) | $\mathrm{V}_{\mathrm{DI}: \mathrm{D7}}=0.4 \mathrm{~V}$ <br> Bit SCR $=0$ in the ISC7 register <br> $V_{D 7}=0.4 \mathrm{~V}$, Bit $\mathrm{SCR}=1$ in the $\mathrm{ISC7}$ register $\begin{aligned} & \mathrm{V}_{\mathrm{D} 1: \mathrm{D7}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{D} 2 \mathrm{D7}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{I N}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}: \mathrm{D7}}=2.5 \mathrm{~V}, \text { Bit nSTBY }=1 \\ & \mathrm{~V}_{\mathbb{I N}}=3.6 \mathrm{~V} \text {, Iout }=100 \mathrm{~mA} \\ & \mathrm{~V}_{\mathbb{I N}}=3.1 \mathrm{~V} \text {, Iout }=100 \mathrm{~mA} \\ & \mathrm{~V}_{\mathbb{I N}}=2.5 \mathrm{~V} \text {, lout }=100 \mathrm{~mA} \\ & \mathrm{~V}_{\mathbb{I N}}=3 \mathrm{~V}, \text { gain }=2 \times, \text { lout }=10 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 26.2 \\ & 24.4 \\ & \\ & 52.5 \\ & 48.8 \end{aligned}$ | 30 <br> 60 <br> 2.0 <br> 1.5 <br> 0.5 <br> 3.0 <br> 3.8 <br> 4.9 | 34.1 <br> 34.1 <br> 67 <br> 67 <br> 0.5 | mA mA mA mA $\%$ $\%$ $\mu \mathrm{~A}$ $\Omega$ $\Omega$ $\Omega$ V |
| AUTOMATIC GAIN SELECTION <br> Minimum Voltage <br> Gain Increases <br> Minimum Current Sink Headroom Voltage <br> Gain Delay | $V_{\text {hrup) }}$ <br> $\mathrm{V}_{\text {нr(min) }}$ <br> tgain | Decrease $\mathrm{V}_{\mathrm{DI}: \mathrm{D7}}$ until the gain switches up $I_{D X}=I_{D X(M A X)} \times 95 \%$ <br> The delay after gain has changed and before gain is allowed to change again | 162 | $\begin{aligned} & 200 \\ & 180 \\ & 100 \end{aligned}$ | 276 | mV <br> mV <br> $\mu \mathrm{s}$ |
| AMBIENT LIGHT SENSING COMPARATORS <br> Ambient Light Sensor Current DAC Bit Step Threshold L2 Level Threshold L3 Level | Ials <br> $\mathrm{I}_{\text {Lzbit }}$ <br> ILзвіт $^{\text {l }}$ | $\begin{aligned} & C M P \_I N=V_{D 6}=2.8 \mathrm{~V}, \text { Bit CMP2_SEL }=1 \\ & I_{\text {LZBBT }}=I_{\text {ALS }} / 250 \\ & I_{\text {LBBIT }}=I_{\text {ALS }} / 2000 \end{aligned}$ | 0.70 | $\begin{aligned} & 1.08 \\ & 4.3 \\ & 0.54 \end{aligned}$ | 1.33 | mA <br> $\mu \mathrm{A}$ $\mu \mathrm{A}$ |


| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FAULT PROTECTION |  |  |  |  |  |  |
| Startup Charging Current Source | Iss | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.8 \times \mathrm{V}_{\text {IN }}$ | 2.5 | 3.75 | 5.5 | mA |
| Output Voltage Threshold | Vout |  |  |  |  |  |
| Exit Soft Start | Voutistart) | Vout rising |  | $0.92 \times \mathrm{V}_{\text {IN }}$ |  | V |
| Short-Circuit Protection | Vout(SC) | Vout falling |  | $0.55 \times \mathrm{V}_{\text {IN }}$ |  | V |
| Output Overvoltage Protection | Vovp |  |  |  |  |  |
| Activation Level |  |  |  | 5.8 |  | V |
| OVP Recovery Hysteresis |  |  |  | 500 |  | mV |
| Thermal Shutdown |  |  |  |  |  |  |
| Threshold | TSD |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| Hysteresis | TSD ${ }_{\text {(HYS) }}$ |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |
| Isolation from Input to Output During Fault | loutkg | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {out }}=0 \mathrm{~V}$, Bit $\mathrm{nSTBY}=0$ |  |  | 1.5 | $\mu \mathrm{A}$ |
| Time to Validate a Fault | $\mathrm{t}_{\text {fault }}$ |  |  | 2 |  | $\mu \mathrm{s}$ |
| $1^{2} \mathrm{C}$ INTERFACE |  |  |  |  |  |  |
| Vodio Voltage Operating Range | VDDIO |  |  |  | 5.5 | V |
| Logic Low Input ${ }^{2}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$ |  |  | 0.6 | V |
| Logic High Input ${ }^{3}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IV }}=3.6 \mathrm{~V}$ | 1.30 |  |  | V |
| $1^{2} \mathrm{C}$ TIMING SPECIFICATIONS |  | Guaranteed by design |  |  |  |  |
| Delay from Reset Deassertion to $1^{2} \mathrm{C}$ access | treset |  |  |  | 20 | $\mu \mathrm{s}$ |
| SCL Clock Frequency | $\mathrm{f}_{\text {SLL }}$ |  |  |  | 400 | KHz |
| SCL High Time | $\mathrm{t}_{\text {HIGH }}$ |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| SCL Low Time | tow |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| Setup Time |  |  |  |  |  |  |
| Data | $\mathrm{tsu}_{\text {S Dat }}$ |  | 100 |  |  | ns |
| Repeated Start | tsu, STA |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Stop Condition | tsu, sto |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Hold Time |  |  |  |  |  |  |
| Data | $\mathrm{thd}_{\text {d Dat }}$ |  | 0 |  | 0.9 | $\mu \mathrm{s}$ |
| Start/Repeated Start | thd, STA |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Bus Free Time (Stop and Start Conditions) | $\mathrm{t}_{\text {BuF }}$ |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| Rise Time (SCL and SDA) | $\mathrm{t}_{\mathrm{R}}$ |  | $20+0.1 C_{B}$ |  | 300 | ns |
| Fall Time (SCL and SDA) | $\mathrm{t}_{\mathrm{F}}$ |  | $20+0.1 C_{B}$ |  | 300 | ns |
| Pulse Width of Suppressed Spike | tsp |  | 0 |  | 50 | ns |
| Capacitive Load Per Bus Line | $C_{B}$ |  |  |  | 400 | pF |

[^1]
## $I^{2}$ C TIMING DIAGRAM



S = START CONDITION
$\mathrm{Sr}=$ REPEATED START CONDITION
$\mathrm{P}=\mathrm{STOP}$ CONDITION
Figure 2. ${ }^{1}$ C Interface Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| VIN, VOUT | -0.3 V to +6 V |
| D1, D2, D3, D4, D5, D6, and D7 | -0.3 V to +6 V |
| CMP_IN | -0.3 V to +6 V |
| nINT, nRST, SCL, and SDA | -0.3 V to +6 V |
| Output Short-Circuit Duration | Indefinite |
| Operating Ambient Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}^{1}$ |
| Operating Junction Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Soldering Conditions | JEDEC J -STD -020 |
| ESD (Electrostatic Discharge) |  |
| $\quad$ Human Body Model (HBM) | $\pm 2 \mathrm{kV}$ |
| $\quad$ Charged Device Model (CDM) | $\pm 2 \mathrm{kV}$ |

${ }^{1}$ The maximum operating junction temperature ( $\mathrm{T}_{\mathrm{J} \text { (MAX) }}$ ) supersedes the maximum operating ambient temperature ( $\mathrm{T}_{\mathrm{A}(\mathrm{MAX})}$ ). See the Maximum Temperature Ranges section for more information.
Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Absolute maximum ratings apply individually only, not in combination. Unless otherwise specified, all voltages are referenced to GND.

## MAXIMUM TEMPERATURE RANGES

The maximum operating junction temperature ( $\mathrm{T}_{\mathrm{J}(\mathrm{MAX})}$ ) supersedes the maximum operating ambient temperature ( $\left.\mathrm{T}_{\mathrm{A}(\mathrm{MAX})}\right)$. Therefore, in situations where the ADP8860 is exposed to poor thermal resistance and a high power dissipation ( $\mathrm{P}_{\mathrm{D}}$ ), the maximum ambient temperature may need to be derated. In these cases, the ambient temperature maximum can be calculated with the following equation:

$$
T_{A(M A X)}=T_{J(M A X)}-\left(\theta_{I A} \times P_{D(M A X)}\right)
$$

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ (junction to air) is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages. The $\theta_{J A}, \theta_{J B}$ (junction to board), and $\theta_{\mathrm{JC}}$ (junction to case) are determined according to JESD51-9 on a 4-layer printed circuit board (PCB) with natural convection cooling. For the LFCSP package, the exposed pad must be soldered to the GND1 and/or GND2 terminal(s) on the board.

Table 3. Thermal Resistance ${ }^{1}$

| Package Type | $\boldsymbol{\theta}_{\text {JА }}$ | $\boldsymbol{\theta}_{\boldsymbol{\jmath} \boldsymbol{B}}$ | $\boldsymbol{\theta}_{\mathbf{\prime}}$ | Unit |
| :--- | :--- | :--- | :--- | :--- |
| WLCSP | 48 | 9 | N/A | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| LFCSP_VQ | 49.5 | N/A | 5.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1} \mathrm{~N} / \mathrm{A}$ means not applicable.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 3. LFCSP Pin Configuration


Table 4. Pin Function Descriptions

| Pin No. |  | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| LFCSP | WLCSP |  |  |
| 14 | A3 | VIN | Input Voltage 2.5 V to 5.5 V. |
| 3 | D3 | D1 | LED Sink 1. |
| 2 | E3 | D2 | LED Sink 2. |
| 1 | E4 | D3 | LED Sink 3. |
| 20 | D4 | D4 | LED Sink 4. |
| 19 | C4 | D5 | LED Sink 5. |
| 17 | B4 | D6/CMP_IN2 | LED Sink 6/Comparator Input for Second Phototransistor. When using this pin as a second phototransistor input, a capacitor ( $0.1 \mu \mathrm{~F}$ recommended) must be connected from this pin to ground. |
| 16 | B3 | D7 | LED Sink 7. |
| 18 | C3 | CMP_IN | Comparator Input for Phototransistor. When using this function, a capacitor ( $0.1 \mu \mathrm{~F}$ recommended) must be connected from this pin to ground. |
| 13 | A2 | VOUT | Charge Pump Output. |
| 11 | A1 | C1+ | Charge Pump C1+. |
| 9 | C1 | C1- | Charge Pump C1-. |
| 12 | B1 | C2+ | Charge Pump C2+. |
| 10 | B2 | C2- | Charge Pump C2-. |
| 15 | A4 | GND1 | Ground. Connect the exposed pad to GND1 and/or GND2. |
| 8 | D1 | GND2 | Ground. Connect the exposed pad to GND1 and/or GND2. |
| 6 | D2 | nINT | Processor Interrupt (Active Low). Requires an external pull-up resistor. If this pin is not used, it can be left floating. |
| 5 | E1 | nRST | Hardware Reset (Active Low). This bit resets the device to the default conditions. If not used, this pin must be tied above $\mathrm{V}_{\mathrm{H}(\mathrm{MIN})}$. |
| 7 | C2 | SDA | $1^{2} C$ Serial Data. Requires an external pull-up resistor. |
| 4 | E2 | SCL | $1^{2} \mathrm{C}$ Clock. Requires an external pull-up resistor. |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{VIN}=3.6 \mathrm{~V}, \mathrm{SCL}=2.7 \mathrm{~V}, \mathrm{SDA}=2.7 \mathrm{~V}, \mathrm{nRST}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{D} 1: \mathrm{D} 7}=0.4 \mathrm{~V}, \mathrm{C}_{\mathrm{I}}=1 \mu \mathrm{~F}, \mathrm{C} 1=1 \mu \mathrm{~F}, \mathrm{C} 2=1 \mu \mathrm{~F}, \mathrm{C}_{\text {out }}=1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


Figure 5. Typical Operating Current, G $=1 \times$


Figure 6. Typical Operating Current, $G=2 \times, I_{\text {Q(ACTIVE) }}$


Figure 7. Typical Standby IQ


Figure 8. Typical Diode Current vs. Current Sink Headroom Voltage ( $V_{H R}$ )


Figure 9. Typical Diode Matching vs. VIN


Figure 10. Typical Diode Matching vs. Current Sink Headroom Voltage (VHR)


Figure 11. Typical Diode Current vs. Current Sink Headroom Voltage (VHR)


Figure 12. Typical Change In Diode Current vs. Temperature


Figure 13. Rout vs. Temperature


Figure 14. Typical ROUT $(G=1 \times)$ vs. VIN


Figure 15. Typical Soft Start Current, Iss


Figure 16. Typical $1^{2} C$ Thresholds, $V_{I H}$ and $V_{I L}$


Figure 17. Typical ALS Current, IALS


Figure 18. Typical Regulated Output Voltage (Vout(REG))


Figure 19. Typical Overvoltage Protection (OVP) Threshold


Figure 20. Typical Efficiency (Low Vf Diode)


Figure 21. Typical Efficiency (High Vf Diode)


Figure 22. Typical Operating Waveforms, G = $1 \times$


Figure 23. Typical Operating Waveforms, $G=1.5 \times$


Figure 24. Typical Operating Waveforms, $G=2 \times$


Figure 25. Typical Start-Up Waveform

## THEORY OF OPERATION

The ADP8860 combines a programmable backlight LED charge pump driver with automatic phototransistor control. This combination allows for significant power savings because it is able to change the current intensity based on the lighting conditions. It performs this function automatically thereby removing the need for a processor to monitor the phototransistor. The light intensity levels are fully programmable via the $\mathrm{I}^{2} \mathrm{C}$ interface. A second phototransistor input, with dedicated comparators, improves the ambient light detection abilities for various user-operating conditions.

The ADP8860 allows up to seven LEDs to be independently driven up to 30 mA (typical). The seventh LED can also be driven to 60 mA (typical). All LEDs can be individually programmed or combined into a group to operate backlight LEDs. A full set of safety features including short-circuit, overvoltage, and overtemperature protection with input-to-output isolation allow for a robust and safe design. The integrated soft start limits inrush currents at startup, restart attempts, and gain transitions.


Figure 26. Detailed Block Diagram

## POWER STAGE

Because typical white LEDs require up to 4 V to drive them, some form of boosting is required over the typical variation in battery voltage. The ADP8860 accomplishes this with a high efficiency charge pump capable of producing a maximum Iout of 240 mA over the entire input voltage range ( 2.5 V to 5.5 V ). Charge pumps use the basic principle that a capacitor stores charge based on the voltage applied to it, as shown in the following equation:

$$
\begin{equation*}
Q=C \times V \tag{1}
\end{equation*}
$$

By charging the capacitors in different configurations, the charge, and therefore the gain, can be optimized to deliver the voltage required to power the LEDs. Because a fixed charging and discharging combination must be used, only certain multiples of gain are available. The ADP8860 is capable of automatically optimizing the gain (G) from $1 \times, 1.5 \times$, and $2 \times$. These gains are accomplished with two capacitors (labeled C1 and C2 in Figure 26) and an internal switching network.
In $\mathrm{G}=1 \times$ mode, the switches are configured to pass VIN directly to VOUT. In this mode, several switches are connected in parallel to minimize the resistive drop from input to output. In $G=1.5 \times$ and $2 \times$ modes, the switches alternatively charge from the battery and discharge into the output. For $G=1.5 \times$, the capacitors are charged from VIN in series and are discharged to VOUT in parallel. For $\mathrm{G}=2 \times$, the capacitors are charged
from VIN in parallel and are discharged to VOUT in parallel. In certain fault modes, the switches are opened and the output is physically isolated from the input.

## Automatic Gain Selection

Each LED that is driven requires a current source. The voltage on this current source must be greater than a minimum headroom voltage ( 200 mV typical) to maintain accurate current regulation. The gain is automatically selected based on the minimum voltage ( $\mathrm{V}_{\mathrm{Dx}}$ ) at all of the current sources. At startup, the device is placed into $G=1 \times$ mode and the output charges to $\mathrm{V}_{\text {IN }}$. If any $\mathrm{V}_{\mathrm{Dx}}$ level is less than the required headroom ( 200 mV ), the gain is increased to the next step $(G=1.5 \times$ ). A $100 \mu \mathrm{~s}$ delay is allowed for the output to stabilize prior to the next gain switching decision. If there remains insufficient current sink headroom, then the gain is increased again to $2 \times$. Conversely, to optimize efficiency, it is not desirable for the output voltage to be too high. Therefore, the gain reduces when the headroom voltage is great enough. This point (labeled Vdmax in Figure 27) is internally calculated to ensure that the lower gain still results in ample headroom for all the current sinks. The entire cycle is illustrated in Figure 27.
Note that the gain selection criteria apply only to active current sources. If current sources have been deactivated through an $I^{2} \mathrm{C}$ command (for example, only five LEDs are used), then the voltages on the deactivated current sources are ignored.


Figure 27. State Diagram for Automatic Gain Selection

## Soft Start Feature

At startup (either from UVLO activation or fault/standby recovery), the output is first charged by $\mathrm{I}_{\mathrm{SS}}$ ( 3.75 mA typical) until it reaches about $92 \%$ of $\mathrm{V}_{\text {IN }}$. This soft start feature reduces the inrush current that is otherwise present when the output capacitance is initially charged to $\mathrm{V}_{\text {IN }}$. When this point is reached, the controller enters $1 \times$ mode. If the output voltage is not sufficient, then the automatic gain selection determines the optimal point as defined in the Automatic Gain Selection section.

## OPERATING MODES

There are four different operating modes: active, standby, shutdown, and reset.

## Active Mode

In active mode, all circuits are powered up and in a fully operational state. This mode is entered when nSTBY (in Register MDCR) is set to 1 .

## Standby Mode

Standby mode disables all circuitry except for the $\mathrm{I}^{2} \mathrm{C}$ receivers. Current consumption is reduced to less than $1 \mu \mathrm{~A}$. This mode is entered when nSTBY is set to 0 or when the nRST pin is held low for more than $100 \mu \mathrm{~s}$ (maximum). When standby is exited, a soft start sequence is performed.

## Shutdown Mode

Shutdown mode disables all circuitry, including the $\mathrm{I}^{2} \mathrm{C}$ receivers. Shutdown occurs when $\mathrm{V}_{\text {IN }}$ is below the undervoltage thresholds. When $V_{\text {IN }}$ rises above $V_{\text {IN(START) }}(2.05 \mathrm{~V}$ typical), all registers are reset and the part is placed into standby mode.

## Reset Mode

In reset mode, all registers are set to their default values and the part is placed into standby. There are two ways to reset the part: power-on reset (POR) and the nRST pin. POR is activated anytime that the part exits shutdown mode. After a POR sequence is complete, the part automatically enters standby mode.
After startup, the part can be reset by pulling the nRST pin low. As long as the nRST pin is low, the part is held in a standby state but no $\mathrm{I}^{2} \mathrm{C}$ commands are acknowledged (all registers are kept at their default values). After releasing the nRST pin, all registers remain at their default values, and the part remains in standby; however, the part does accept $\mathrm{I}^{2} \mathrm{C}$ commands.
The nRST pin has a $50 \mu$ (typical) noise filter to prevent inadvertent activation of the reset function. The nRST pin must be held low for this entire time to activate reset.
The operating modes function according to the timing diagram in Figure 28.


## BACKLIGHT OPERATING LEVELS

Backlight brightness control operates in three distinct levels: daylight (L1), office (L2), and dark (L3). The BLV bits in Register 0x04 control the specific level in which the backlight operates. These bits can be changed manually, or if in automatic mode (CMP_AUTOEN is set high in Register 0x01), by the ambient light sensor (see the Ambient Light Sensing section).

By default, the backlight operates at daylight level (BLV = 00), where the maximum brightness is set using Register 0x09 (BLMX1). A daylight dim setting can also be set using Register 0x0A (BLDM1). When operating at office level (BLV = 01), the backlight maximum and dim brightness settings are set by Register 0x0B (BLMX2) and Register 0x0C (BLDM2). When operating at the dark level $(\mathrm{BLV}=10)$, the backlight maximum and dim brightness settings are set by Register 0x0D (BLMX3) and Register 0x0E (BLDM3).


Figure 29. Backlight Operating Levels

## BACKLIGHT MAXIMUM AND DIM SETTINGS

The backlight maximum and dim current settings are determined by a 7 -bit code programmed by the user into the registers previously listed in the Backlight Operating Levels section. The 7-bit resolution allows the user to set the backlight to one of 128 different levels between 0 mA and 30 mA . The ADP8860 can implement two distinct algorithms to achieve a linear and a nonlinear relationship between input code and backlight current. The law bits in Register 0x04 are used to change between these algorithms.
By default, the ADP8860 uses a linear algorithm (law $=00$ ), where the backlight current increases linearly for a corresponding increase of input code. Backlight current (in millamperes) is determined by the following equation:

Backlight Current (mA) $=$ Code $\times($ Full-Scale Current/127) (2)
where:
Code is the input code programmed by the user. Full-Scale Current is the maximum sink current allowed per LED (typically 30 mA ).

The ADP8860 can also implement a nonlinear (square approximation) relationship between input code and backlight current level. In this case (law $=01$ ), the backlight current (in milliamperes) is determined by the following equation:

$$
\begin{equation*}
\text { Backlight Current }(\mathrm{mA})=\left(\operatorname{Code} \times \frac{\sqrt{\text { Full-Scale Current }}}{127}\right)^{2} \tag{3}
\end{equation*}
$$

Figure 30 shows the backlight current level vs. input code for both the linear and square law algorithms.


Figure 30. Backlight Current vs. Input Code

## AUTOMATED FADE IN AND FADE OUT

The LED drivers are easily configured for automated fade in and fade out. Sixteen fade in and fade out rates can be selected via the $\mathrm{I}^{2} \mathrm{C}$ interface. Fade in and fade out rates range from 0.1 sec to 5.5 sec (per full-scale current, either 30 mA or 60 mA ).

Table 5. Available Fade In and Fade Out Rates

| Code | Fade Rate (in sec per Full-Scale Current) |
| :--- | :--- |
| 0000 | 0.1 (disabled) |
| 0001 | 0.3 |
| 0010 | 0.6 |
| 0011 | 0.9 |
| 0100 | 1.2 |
| 0101 | 1.5 |
| 0110 | 1.8 |
| 0111 | 2.1 |
| 1000 | 2.4 |
| 1001 | 2.7 |
| 1010 | 3.0 |
| 1011 | 3.5 |
| 1100 | 4.0 |
| 1101 | 4.5 |
| 1110 | 5.0 |
| 1111 | 5.5 |

The fade profile is based on the transfer law selected (linear, square, Cubic 10, or Cubic 11) and the delta between the actual current and the target current. Smaller changes in current reduce the fade time. For linear and square law fades, the fade time is given by

$$
\begin{equation*}
\text { Fade Time }=\text { Fade Rate } \times(\text { Code } / 127) \tag{4}
\end{equation*}
$$

where the Fade Rate is shown in Table 5.
The Cubic 10 and Cubic 11 laws also use the square backlight currents in Equation 3; however, the time between each step is varied to produce a steeper slope at higher currents and a shallower slope at lighter currents (see Figure 31).


Figure 31. Comparison of the Dimming Transfers Laws

## BACKLIGHT TURN ON/TURN OFF/DIM

With the device in active mode ( $\mathrm{nSTBY}=1$ ), the backlight can be turned on using the BL_EN bit in Register 0x01. Before turning on the backlight, the user chooses which level (daylight (L1), office (L2), or dark (L3)) in which to operate, and ensures that maximum and dim settings are programmed for that level. The backlight turns on when BL_EN = 1. The backlight turns off when BL_EN $=0$.

## ADP8860



Figure 32. Backlight Turn On/Off
While the backlight is on (BL_EN = 1), the user can change to the dim setting by programming DIM_EN = 1 in Register 0x01. If DIM_EN $=0$, the backlight reverts to its maximum setting.


Figure 33. Backlight Turn On/Dim/Turn Off
The maximum and dim settings can be set between 0 mA and 30 mA ; therefore, it is possible to program a dim setting that is greater than a maximum setting. For normal expected operation, ensure that the dim setting is programmed to be less than the maximum setting.

## AUTOMATIC DIM AND TURN OFF TIMERS

The user can program the backlight to dim automatically by using the DIMT timer in Register 0x07. The dim timer has 127 settings ranging from 1 sec to 127 sec . Program the dim timer (DIMT) before turning on the backlight. If BL_EN $=1$, the backlight turns on to its maximum setting and the dim timer starts counting. When the dim timer expires, the internal state machine sets DIM_EN = 1, and the backlight enters its dim setting.

\& SET BY USER

- SET BY INTERNAL STATEMACHINE

Figure 34. Dim Timer
If the user clears the DIM_EN bit, the backlight reverts to its maximum setting and the dim timer begins counting again. When the dim timer expires, the internal state machine again sets DIM_EN $=1$, and the backlight enters its dim setting. The backlight can be turned off at any point during the dim timer countdown by clearing BL_EN.
The user can also program the backlight to turn off automatically by using the OFFT timer in Register 0x06. The off timer has 127 settings ranging from 1 sec to 127 sec . Program the off timer (OFFT) before turning on the backlight. If BL_EN $=1$, the backlight turns on to its maximum setting and the off timer starts counting. When the off timer expires, the internal state machine clears the BL_EN bit, and the backlight turns off.


The backlight can be turned off at any point during the off timer countdown by clearing BL_EN.
The dim timer and off timer can be used together for sequential maximum-to-dim-to-off functionality. With both the dim and off timers programmed, if BL_EN is asserted, the backlight turns on to its maximum setting, and when the dim timer expires, the backlight changes to its dim setting. When the off timer expires, the backlight turns off.


## $\longleftarrow$-SET BY USER

~SET BY INTERNAL STATE MACHINE
Figure 36. Dim and Off Timers Used Together

## FADE OVERRIDE

A fade override feature (FOVR in Register CFGR (0x04)) enables the host to override the preprogrammed fade in or fade out settings. If FOVR is set and the backlight is enabled in the middle of a fade out process, the backlight instantly (within approximately 100 ms ) returns to its maximum setting. Alternatively, if the backlight is fading in, reasserting BL_EN overrides the programmed fade in time and the backlight instantly goes to its final fade value. This is useful for situations where a key is pressed during a fade sequence. However, if FOVR is cleared and the backlight is enabled in the middle of a fade process, the backlight gradually brightens from where it was interrupted (it does not go down to 0 and then come back on).


Figure 37. Fade Override Function (FOVR is High)

## AMBIENT LIGHT SENSING

The ADP8860 integrates two ambient light sensing comparators. One of the ambient light sensing comparator pins (CMP_IN) is always available. The second pin (D6/CMP_IN2) can be activated rather than connecting an LED to D6. Activating the CMP_IN2 function of the pin is accomplished through Bit CMP2_SEL in Register CFGR. Therefore, when Bit CMP2_SEL is set to 0 , Pin D6/CMP_IN2 is programmed as a current sink. When Bit CMP2_SEL is set to 1, Pin D6/CMP_IN2 becomes the input for a second phototransistor.
These comparators have two programmable trip points (L2 and L3) that select among three of the backlight operation modes
(daylight, office, and dark) based on the ambient lighting conditions.

The L3 comparator controls the dark-to-office mode transition. The L2 comparator controls the office-to-daylight transition (see Figure 38). The currents for the different lighting modes are defined in the BLMXx and BLDMx registers (see the Backlight Operating Levels section).


Figure 38. Light Sensor Modes Based on the Detected Ambient Light Level
Each light sensor comparator uses an external capacitor together with an internal reference current source to form an analog-todigital converter (ADC) that samples the output of the external photosensor. The ADC result is fed into two programmable trip comparators. The ADC has an input range of $0 \mu \mathrm{~A}$ to $1080 \mu \mathrm{~A}$ (typical).


Figure 39. Ambient Light Sensing and Trip Comparators
The L2_CMPR detects when the photosensor output has dropped below the programmable L2_TRP point (Register 0x1D). If this event occurs, then the L2_OUT status signal is set. L2_CMPR contains programmable hysteresis, meaning that the photosensor output must rise above L2_TRP + L2_HYS before L2_OUT clears. L2_CMPR is enabled via the L2_EN bit. The L2_TRP and L2_HYS values of L2_CMPR can be set between $0 \mu \mathrm{~A}$ and $1080 \mu \mathrm{~A}$ (typical) in steps of $4.3 \mu \mathrm{~A}$ (typical).

The L3_CMPR detects when the photosensor output has dropped below the programmable L3_TRP point (Register 0x1F). If this event occurs, the L3_OUT status signal is set. L3_CMPR contains programmable hysteresis, meaning that the photosensor output must rise above L3_TRP + L3_HYS before L3_OUT clears. L3_CMPR is enabled via the L3_EN bit. The

L3_TRP and L3_HYS values of L3_CMPR can be set between $0 \mu \mathrm{~A}$ and $137.7 \mu \mathrm{~A}$ (typical) in steps of $0.54 \mu \mathrm{~A}$ (typical).


Figure 40. Comparator Ranges
Note that the full-scale value of the L2_TRP and L2_HYS registers is 250 (decimal). Therefore, if the value of L2_TRP + L2_HYS exceeds 250, the comparator output is unable to deassert. For example, if L2_TRP is set at 204 ( $80 \%$ of the fullscale value, or approximately $0.80 \times 1080 \mu \mathrm{~A}=864 \mu \mathrm{~A})$, then L2_HYS must be set at less than $46(250-204=46)$. If it is not, then the L2_HYS + L2_TRP exceeds 250 and the L2_CMPR comparator is never allowed to go low.
When both phototransistors are enabled and programmed in automatic mode (through Bit L3_EN and Bit L2_EN in Register 0x1B and Register 0x1C), the user application needs to determine which of the comparator outputs to use, selecting Bit SEL_AB in Register 0x04 for automatic light sensing transitions. For example, the user's software may select the comparator of the phototransistor exposed to higher light intensity to control the transition between the programmed backlight intensity levels.
The L2_CMPR and L3_CMPR comparators can be enabled independently of each other, or can operate simultaneously. A single conversion from each ADC takes 80 ms (typical). When CMP_AUTOEN is set for automatic backlight adjustment (see the Automatic Backlight Adjustment section), the ADC and comparators run continuously. If the backlight is disabled and at least one independent sink is enabled, it is possible to use the light sensor comparators in a single shot mode. A single shot read of the photocomparators is performed by setting the FORCE_RD bit. After the single shot measurement is completed, the internal state machine clears the FORCE_RD bit.
The interrupt flags (CMP_INT and CMP_INT2) can be used to notify the system when either L2 or L3 changes state. Refer to the Interrupts section for more information.

## AUTOMATIC BACKLIGHT ADJUSTMENT

The ambient light sensor comparators can automatically transition the backlight between one of its three operating levels. To enable this mode, set the CMP_AUTOEN bit in Register 0x01.
When enabled, the internal state machine takes control of the BLV bits and changes them based on the L2_OUT and L3_OUT status bits. When L2_OUT is set high, it indicates that the ambient light conditions have dropped below the L2_TRP point
and the backlight should move to its office (L2) level. When L3_OUT is set high, it indicates that ambient light conditions have dropped below the L3_TRP point and the backlight should move to its dark (L3) level. Table 6 shows the relationship between backlight operation and the ambient light sensor comparator outputs.

The L3_OUT status bit has greater priority; therefore, the backlight operates at L3 (dark) even if L2_OUT is set.
Filter times of between 80 ms and 10 sec can be programmed for the comparators (Register 0x1B and Register 0x1C) before they change state.

Table 6. Comparator Output Truth Table

| CMP_AUTOEN | L3_OUT | L2_OUT | Backlight Operation |
| :--- | :--- | :--- | :--- |
| 0 | $\mathrm{X}^{1}$ | $\mathrm{X}^{1}$ | BLV can be manually set <br> by the user |
| 1 | 0 | 0 | BLV = 00, backlight <br> operates at L1 (daylight) <br> BLV = 01, backlight <br> operates at L2 (office) <br> BLV = 10, backlight <br> operates at L3 (dark) |
| 1 | 0 | 1 | $\mathrm{X}^{1}$ |

${ }^{1} \mathrm{X}$ is the don't care bit.

## INDEPENDENT SINK CONTROL

Each of the seven LEDs can be configured (in Register 0x05) to operate as either part of the backlight or to operate as an independent sink current (ISC). Each ISC can be enabled independently and has its own current level. All ISCs share the same fade in rates, fade out rates, and fade law.
The ISCs have additional timers to facilitate blinking functions. A shared on timer (SCON) used in conjunction with the off timers of each ISC (SC1OFF, SC2OFF, SC3OFF, SC4OFF, SC5OFF, SC6OFF, and SC7OFF) allow the LED current sinks to be configured in various blinking modes. The on timer can be set to four different settings: $0.2 \mathrm{sec}, 0.6 \mathrm{sec}, 0.8 \mathrm{sec}$, and 1.2 sec . The off timers have four different settings: disabled, 0.6 sec , 1.2 sec , and 1.8 sec . Blink mode is activated by setting the off timers to any setting other than disabled.

Program all fade, on, and off timers before enabling any of the LED current sinks. If ISCx is on during a blink cycle and SCx_EN is cleared, it turns off (or fades to off if fade out is enabled). If ISCx is off during a blink cycle and SCx_EN is cleared, it stays off.


Figure 41. Independent Sink Blink Mode with Fading

## SHORT-CIRCUIT PROTECTION MODE

The ADP8860 can protect against short circuits on the output (VOUT). Short-circuit protection (SCP) is activated at the point when VOUT $<55 \%$ of $\mathrm{V}_{\text {IN }}$. Note that this SCP sensing is disabled during both start-up and restart attempts (fault recovery). SCP sensing reenables 4 ms (typical) after activation. During a shortcircuit fault, the device enters a low current consumption state and an interrupt flag is set. The device can be restarted at any time after receiving a short-circuit fault by simply rewriting $\mathrm{nSTBY}=1$. It then repeats another complete soft start sequence. Note that the value of the output capacitance (Cout) should be small enough to allow VOUT to reach approximately $55 \%$ (typical) of $\mathrm{V}_{\text {IN }}$ within the 4 ms (typical) time. If Cout is too large, the device inadvertently enters short-circuit protection.

## OVERVOLTAGE PROTECTION

Overvoltage protection (OVP) is implemented on the output. There are two types of overvoltage events: normal (no fault) and abnormal (from a fault or sudden load change).

## Normal Overvoltage

In a normal (no fault) overvoltage, the output voltage approaches Vout(reg) ( 4.9 V typical) during normal operation. This is not caused by a fault or load change, but it is simply a consequence of the input voltage times the gain reaching the same level as the
clamped output voltage ( $\mathrm{V}_{\text {out(reg })}$ ). To prevent this type of overvoltage, the ADP8860 detects when the output voltage rises to Vout(REG). It then increases the effective Rout of the gain stage to reduce the voltage that is delivered. This effectively regulates $V_{\text {out }}$ to $V_{\text {out(REG); }}$; however, there is a limit to the effect that this system can have on regulating Vour. It is designed only for normal operation and it is not intended to protect against faults or sudden load changes. When the output voltage is regulated to Vout(REG) no interrupt is set and the operation is transparent to the LEDs and the overall application.

## Abnormal Overvoltage

Because of the open-loop behavior of the charge pump as well as how the gain transitions are computed, a sudden load change or fault can abnormally force Vour beyond 6 V . This causes an abnormal overvoltage situation. If the event happens slowly enough, the system first tries to regulate the output to 4.9 V as in a normal overvoltage scenario. However, if this is not sufficient, or if the event happens too quickly, then the ADP8860 enters overvoltage protection (OVP) mode when Vout exceeds the OVP threshold (typically 5.8 V). In the OVP mode, only the charge pump is disabled to prevent Vout from rising too high. The current sources and all other device functionality remain intact. When the output voltage falls by about 500 mV (to 5.3 V typical), the charge pump resumes operation. If the fault or load step recurs, the process may repeat. An interrupt flag is set at each OVP instance.

## THERMAL SHUTDOWN/OVERTEMPERATURE PROTECTION

If the die temperature of the ADP8860 rises above a safe limit $\left(150^{\circ} \mathrm{C}\right.$ typical), the controllers enter thermal shutdown (TSD) protection mode. In this mode, most of the internal functions shut down, the part enters standby, and the TSD_INT interrupt is set. When the die temperature decreases below $\sim 130^{\circ} \mathrm{C}$, the part can be restarted. To restart the part, simply remove it from standby. No interrupt is generated when the die temperature falls below $130^{\circ} \mathrm{C}$. However, if the software clears the pending TSD_INT interrupt and the temperature remains above $130^{\circ} \mathrm{C}$, another interrupt is generated.

The complete state machine for these faults (SCP, OVP, and TSD) is shown in Figure 42.


Figure 42. Fault State Machine
Rev. A | Page 20 of 48

## INTERRUPTS

There are five interrupt sources available on the ADP8860.

- Main light sensor comparator: CMP_INT sets every time the main light sensor comparator detects a threshold (L2 or L3) transition (rising or falling conditions).
- Sensor Comparator 2: CMP2_INT interrupt works the same way as CMP_INT, except the sensing input derives from the second light sensor. The programmable thresholds are the same as the main light sensor comparator.
- Overvoltage protection: OVP_INT is generated when the output voltage exceeds 5.8 V (typical).
- Thermal shutdown circuit: An interrupt (TSD_INT) is generated when entering overtemperature protection.
- Short-circuit detection: SHORT_INT is generated when the device enters short-circuit protection mode.

The interrupt (if any) that appears on the nINT pin is determined by the bits mapped in Register INTR_EN. To clear an interrupt, write a 1 to the interrupt in the MDCR2 register or reset the part. Reading the interrupt, or writing a 0 , has no effect.

## APPLICATIONS INFORMATION

The ADP8860 allows the charge pump to operate efficiently with a minimum of external components. Specifically, the user must select an input capacitor ( $\mathrm{C}_{\mathrm{IN}}$ ), output capacitor (Cout), and two charge pump fly capacitors ( C 1 and C 2 ). $\mathrm{C}_{\mathrm{IN}}$ should be $1 \mu \mathrm{~F}$ or greater. The value must be high enough to produce a stable input voltage signal at the minimum input voltage and maximum output load. A $1 \mu \mathrm{~F}$ capacitor for Cout is recommended. Larger values are permissible, but care must be exercised to ensure that VOUT charges above 55\% (typical) of VIN within 4 ms (typical). See the Short-Circuit Protection Mode section for more details.

For best practice, it is recommended that the two charge pump fly capacitors be $1 \mu \mathrm{~F}$; larger values are not recommended and smaller values may reduce the ability of the charge pump to deliver maximum current. For optimal efficiency, the charge pump fly capacitors should have low equivalent series resistance (ESR). Low ESR X5R or X7R capacitors are recommended for all four components. Use voltage ratings of 10 V or greater for these capacitors.
If one or both ambient light sensor comparator inputs (CMP_IN and D6/CMP_IN2) are used, a small capacitor ( $0.1 \mu \mathrm{~F}$ is recommended) must be connected from the input to ground.
Any color of LED can be used if the Vf (forward voltage) is less than 4.1 V. However, using lower Vf LEDs reduces the input power consumption by allowing the charge pump to operate at lower gain states.
The equivalent circuit model for a charge pump is shown in Figure 43.


Figure 43. Charge Pump Equivalent Circuit Model
The input voltage is multiplied by the gain (G) and delivered to the output through an effective resistance (Rout). The output current flows through Rout and produces an IR drop to yield

$$
\begin{equation*}
V_{\text {OUT }}=G \times V_{I N}-I_{\text {OUT }} \times R_{\text {OUT }}(G) \tag{5}
\end{equation*}
$$

The Rout term is a combination of the RDson resistance for the switches used in the charge pump and a small resistance that accounts for the effective dynamic charge pump resistance. The Rout level changes based upon the gain (the configuration of the switches). Typical Rout values are given in Table 1 and Figure 13 and Figure 14.
Vout is also equal to the largest Vf of the LEDs that are used plus the voltage drop across the regulating current source. This gives

$$
\begin{equation*}
V_{o U T}=V f_{(M A X)}+V_{D x} \tag{6}
\end{equation*}
$$

Combining Equation 5 and Equation 6 gives

$$
\begin{equation*}
V_{I \mathrm{~N}}=\left(V f_{(M A X)}+V_{D x}+I_{o u t} \times \operatorname{Rout}(G)\right) / G \tag{7}
\end{equation*}
$$

This equation is useful for calculating approximate bounds for the charge pump design.

## DETERMINING THE TRANSITION POINT OF THE CHARGE PUMP

Consider the following design example where:
$\mathrm{Vf}_{(\mathrm{MAX})}=3.7 \mathrm{~V}$
Iout $=140 \mathrm{~mA}(7 \mathrm{LEDs}$ at 20 mA each $)$
Rout $(G=1.5 \times)=3 \Omega$ (obtained from Figure 13)
At the point of a gain transition, $\mathrm{V}_{\mathrm{Dx}}=\mathrm{V}_{\mathrm{HR}(\mathrm{UP})}$, Table 1 gives the typical value of $\mathrm{V}_{\mathrm{HR}(\mathrm{UP})}$ as 0.2 V . Therefore, the input voltage level when the gain transitions from $1.5 \times$ to $2 \times$ is

$$
V_{I N}=(3.7 \mathrm{~V}+0.2 \mathrm{~V}+140 \mathrm{~mA} \times 3 \Omega) / 1.5=2.88 \mathrm{~V}
$$

## LAYOUT GUIDELINES

- For optimal noise immunity, place the $\mathrm{C}_{\mathrm{IN}}$ and Cout capacitors as close as possible to their respective pins. These capacitors should share a short ground trace. If the LEDs are a significant distance from the VOUT pin, another capacitor on VOUT, placed closer to the LEDs, is advisable.
- For optimal efficiency, place the charge pump fly capacitors as close to the part as possible.
- The ADP8860 does not distinguish between power ground and analog ground. Therefore, both ground pins can be connected directly together. It is recommended that these ground pins be connected at the ground for the input and output capacitors.
- If using the LFCSP package, the exposed pad must be soldered at the board to the GND1 and/or GND2 pin(s).
- Unused diode pins (Pin D1 to Pin D7) can be connected to ground, VOUT, or remain floating. However, the unused diode current sinks must be disabled by setting them as independent sinks in Register 0x05 and then disabling them in Register 0x10. If they are not disabled, the charge pump efficiency may suffer.
- If the CMP_IN phototransistor input is not used, it can be connected to ground or remain floating.
- If the interrupt pin (nINT) is not used, connect it to ground or leave it floating. Never connect it to a voltage supply, except through a $\geq 1 \mathrm{k} \Omega$ series resistor.
- The ADP8860 has an integrated noise filter on the nRST pin. Under normal conditions, it is not necessary to filter the reset line. However, if exposed to an unusually noisy signal, then it is beneficial to add a small RC filter or
bypass capacitor on this pin. If the nRST pin is not used, it must be pulled well above the $\mathrm{V}_{\mathrm{IH}(\mathrm{MIN})}$ level (see Table 1). Do not allow the nRST pin to float.


## EXAMPLE CIRCUITS



Figure 44. Generic Application Schematic


Figure 45. Application Schematic with Keypad Light Control

## I²C PROGRAMMING AND DIGITAL CONTROL

The ADP8860 provides full software programmability to facilitate its adoption in various product architectures. The default $\mathrm{I}^{2} \mathrm{C}$ address is 0101010 x ( $\mathrm{x}=0$ during write, $\mathrm{x}=1$ during read). Therefore, the default write address is $0 \times 54$ and the read address is $0 \times 55$.
Note the following general behavior of registers:

- All registers are set to their default values during reset or after a UVLO event.
- All registers are read/write unless otherwise specified.
- Unused bits are read as zero.

The following tables provide register and bit descriptions. The reset value for all bits in the bit map tables is all 0 s , except in Table 9 (see Table 9 for its unique reset value). Wherever the acronym N/A appears in the tables, it means not applicable.


Table 7. Register Set Definitions

| Address | Register Name | Description |
| :---: | :---: | :---: |
| 0x00 | MFDVID | Manufacturer and device ID |
| $0 \times 01$ | MDCR | Device mode and status |
| $0 \times 02$ | MDCR2 | Device mode and Status Register 2 |
| $0 \times 03$ | INTR_EN | Interrupts enable |
| $0 \times 04$ | CFGR | Configuration register |
| $0 \times 05$ | BLSEN | Sink enable backlight or independent |
| $0 \times 06$ | BLOFF | Backlight off timeout |
| $0 \times 07$ | BLDIM | Backlight dim timeout |
| 0x08 | BLFR | Backlight fade in and out rates |
| $0 \times 09$ | BLMX1 | Backlight (Brightness Level 1—daylight) maximum current |
| $0 \times 0 \mathrm{~A}$ | BLDM1 | Backlight (Brightness Level 1-daylight) dim current |
| $0 \times 0 \mathrm{~B}$ | BLMX2 | Backlight (Brightness Level 2-office) maximum current |
| 0x0C | BLDM2 | Backlight (Brightness Level 2-office) dim current |
| $0 \times 0 \mathrm{D}$ | BLMX3 | Backlight (Brightness Level 3-dark) maximum current |
| 0x0E | BLDM3 | Backlight (Brightness Level 3-dark) dim current |
| $0 \times 0 \mathrm{~F}$ | ISCFR | Independent sink current fade control register |
| $0 \times 10$ | ISCC | Independent sink current control register |
| $0 \times 11$ | ISCT1 | Independent Sink Current Timer Register LED[7:5] |
| $0 \times 12$ | ISCT2 | Independent Sink Current Timer Register LED[4:1] |
| $0 \times 13$ | ISCF | Independent sink current fade register |
| $0 \times 14$ | ISC7 | Independent Sink Current LED7 |
| $0 \times 15$ | ISC6 | Independent Sink Current LED6 |
| $0 \times 16$ | ISC5 | Independent Sink Current LED5 |
| $0 \times 17$ | ISC4 | Independent Sink Current LED4 |
| $0 \times 18$ | ISC3 | Independent Sink Current LED3 |
| $0 \times 19$ | ISC2 | Independent Sink Current LED2 |
| $0 \times 1 \mathrm{~A}$ | ISC1 | Independent Sink Current LED1 |
| $0 \times 1 \mathrm{~B}$ | CCFG | Comparator configuration |
| $0 \times 1 \mathrm{C}$ | CCFG2 | Second comparator configuration |
| 0x1D | L2_TRP | L2 comparator reference |
| $0 \times 1 \mathrm{E}$ | L2_HYS | L2 hysteresis |
| $0 \times 1 \mathrm{~F}$ | L3_TRP | L3 comparator reference |
| $0 \times 20$ | L3_HYS | L3 hysteresis |
| $0 \times 21$ | PH1LEVL | First phototransistor ambient light level—low byte register |
| $0 \times 22$ | PH1LEVH | First phototransistor ambient light level-high byte register |


| Address | Register Name | Description |
| :--- | :--- | :--- |
| $0 \times 23$ | PH2LEVL | Second phototransistor ambient light level—low byte register |
| $0 \times 24$ | PH2LEVH | Second phototransistor ambient light level-high byte register |

Table 8. Register Map

| Addr | Reg. Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x00 | MFDVID | Manufacture ID |  |  |  | Device ID |  |  |  |
| $0 \times 01$ | MDCR | Reserved | INT_CFG | NSTBY | DIM_EN | Reserved | SIS_EN | CMP_AUTOEN | BLEN |
| $0 \times 02$ | MDCR2 | Reserved |  |  | SHORT_INT | TSD_INT | OVP_INT | CMP2_INT | CMP_INT |
| $0 \times 03$ | INTR_EN | Reserved |  |  | SHORT_IEN | TSD_IEN | OVP_IEN | CMP2_IEN | CMP_IEN |
| $0 \times 04$ | CFGR | Reserved | SEL_AB | CMP2_SEL | BLV |  | Law |  | FOVR |
| $0 \times 05$ | BLSEN | Reserved | D7EN | D6EN | D5EN | D4EN | D3EN | D2EN | D1EN |
| $0 \times 06$ | BLOFF | Reserved | OFFT |  |  |  |  |  |  |
| $0 \times 07$ | BLDIM | Reserved | DIMT |  |  |  |  |  |  |
| $0 \times 08$ | BLFR | BL_FO |  |  |  | BL_FI |  |  |  |
| $0 \times 09$ | BLMX1 | Reserved | BL1_MC |  |  |  |  |  |  |
| 0x0A | BLDM1 | Reserved | BL1_DC |  |  |  |  |  |  |
| 0x0B | BLMX2 | Reserved | BL2_MC |  |  |  |  |  |  |
| 0x0C | BLDM2 | Reserved | BL2_DC |  |  |  |  |  |  |
| 0x0D | BLMX3 | Reserved | BL3_MC |  |  |  |  |  |  |
| 0x0E | BLDM3 | Reserved | BL3_DC |  |  |  |  |  |  |
| 0x0F | ISCFR | Reserved |  |  |  |  |  | SC_LAW |  |
| 0x10 | ISCC | Reserved | SC7_EN | SC6_EN | SC5_EN | SC4_EN | SC3_EN | SC2_EN | SC1_EN |
| 0x11 | ISCT1 | SCON |  | SC7OFF |  | SC6OFF |  | SC5OFF |  |
| 0x12 | ISCT2 | SC4OFF |  | SC3OFF |  | SC2OFF |  | SC1OFF |  |
| 0x13 | ISCF | SCFO |  |  |  | SCFI |  |  |  |
| 0x14 | ISC7 | SCR | SCD7 |  |  |  |  |  |  |
| 0x15 | ISC6 | Reserved | SCD6 |  |  |  |  |  |  |
| 0x16 | ISC5 | Reserved | SCD5 |  |  |  |  |  |  |
| 0x17 | ISC4 | Reserved | SCD4 |  |  |  |  |  |  |
| 0x18 | ISC3 | Reserved | SCD3 |  |  |  |  |  |  |
| 0x19 | ISC2 | Reserved | SCD2 |  |  |  |  |  |  |
| 0x1A | ISC1 | Reserved | SCD1 |  |  |  |  |  |  |
| 0x1B | CCFG | FILT |  |  | FORCE_RD | L3_OUT | L2_OUT | L3_EN | L2_EN |
| 0x1C | CCFG2 | FILT2 |  |  | FORCE_RD2 | L3_OUT2 | L2_OUT2 | L3_EN2 | L2_EN2 |
| 0x1D | L2_TRP | L2_TRP |  |  |  |  |  |  |  |
| 0x1E | L2_HYS | L2_HYS |  |  |  |  |  |  |  |
| 0x1F | L3_TRP | L3_TRP |  |  |  |  |  |  |  |
| 0x20 | L3_HYS | L3_HYS |  |  |  |  |  |  |  |
| 0x21 | PH1LEVL | PH1LEV_LOW |  |  |  |  |  |  |  |
| 0x22 | PH1LEVH | Reserved |  |  | PH1LEV_HIGH |  |  |  |  |
| 0x23 | PH2LEVL | PH2LEV_LOW |  |  |  |  |  |  |  |
| 0x24 | PH2LEVH | Reserved |  |  | PH2LEV_HIGH |  |  |  |  |

## ADP8860

## Manufacturer and Device ID (MFDVID)—Register 0x00

This is a read-only register.
Table 9. MFDVID Manufacturer and Device ID Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Manufacture ID |  |  |  |  |  |  |  |  | Device ID |  |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |  |  |  |  |

## Mode Control Register (MDCR)—Register 0x01

Table 10. MDCR Mode Control Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | INT_CFG | nSTBY | DIM_EN | Reserved | SIS_EN | CMP_AUTOEN | BL_EN |

Table 11. Bit Descriptions for the MDCR Register

| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| N/A | 7 | Reserved. |
| INT_CFG | 6 | Interrupt configuration. <br> $1=$ processor interrupt deasserts for 50 e $\mu$ s and reasserts with pending events. <br> $0=$ processor interrupt remains asserted if the host tries to clear the interrupt while there is a pending event. |
| nSTBY | 5 | $1=$ device is in active mode. <br> $0=$ device is in standby mode, only the ${ }^{2}$ C interface is enabled. |
| DIM_EN | 4 | DIM_EN is set by the hardware after a DIM timeout. The user may also force the backlight into DIM mode by <br> asserting this bit. DIM mode can only be entered if BL_EN is also enabled. <br> $1=$ backlight is operating at the DIM current level (BL_EN must also be asserted). <br> $0=$ backlight is not in DIM mode. |
| N/A | 3 | Reserved. |
| SIS_EN | 2 | Synchronous independent sinks enable. <br> $1=$ enables all LED current sinks designated as independent sinks. All of the ISC enable bits must be cleared; if <br> any of the SC_EN bits in Register 0x10 are set, this bit has no effect. <br> $0=$ disables all sinks designated as independent sinks. All of the ISC enable bits must be cleared; if any of the <br> SC_EN bits are set in Register 0x10, this bit has no effect. |
| CMP_AUTOEN | 1 | $1=$ backlight automatically responds to the comparator outputs (L2_OUT and L3_OUT). L2_EN and/or L3_EN <br> must be set for this to function. BLV values in Register $0 \times 04$ are overridden. <br> $0=$ backlight does not autorespond to comparator level changes. The user can manually select backlight <br> operating levels using Bit BLV in Register $0 \times 04$. |
| BL_EN | 0 | $1=$ backlight is enabled (nSTBY must also be asserted). <br> $0=$ backlight is disabled. |

## Mode Control Register 2 (MDCR2)—Register 0x02

Table 12. MDCR2 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved |  | SHORT_INT | TSD_INT | OVP_INT | CMP2_INT | CMP_INT |

Table 13. Bit Descriptions for the MDCR2 Register

| Bit Name | Bit No. | Description ${ }^{1}$ |
| :--- | :--- | :--- |
| N/A | $7: 5$ | Reserved. |
| SHORT_INT | 4 | Short-circuit error. <br> $1=$ a short-circuit or overload condition on VOUT was detected. <br>  |
|  | 3 | Thermal shutdown. <br>  <br>  <br> TSD_INT |
|  | 2 | $1=$ the device temperature has exceeded $150^{\circ} \mathrm{C}$ (typical). <br> $0=$ no overtemperature condition has been detected. |
| OVP_INT | Overvoltage interrupt. <br> $1=$ VOUT has exceeded Vovp. <br> $0=$ VOUT has not exceeded Vovp. |  |
| CMP2_INT | 1 | $1=$ indicates that the second ALS comparator (CMP_IN2) has changed state. <br> $0=$ the second sensor comparator has not triggered. |
| CMP_INT | 0 | $1=$ indicates that the main ALS comparator (CMP_IN) has changed state. <br> $0=$ the main sensor comparator has not triggered. |

${ }^{1}$ Interrupt bits are cleared by writing a 1 to the flag; writing a 0 or reading the flag has no effect.
Interrupt Enable (INTR_EN)—Register 0x03
Table 14. INTR_EN Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved |  | SHORT_IEN | TSD_IEN | OVP_IEN | CMP2_IEN | CMP_IEN |  |

Table 15. Bit Descriptions for the INTR_EN Register

| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| N/A | $7: 5$ | Reserved. |
| SHORT_IEN | 4 | Short-circuit interrupt is enabled. When the SHORT_INT status bit is set after an error condition, an interrupt is <br> raised to the host if the SHORT_IEN flag is enabled. <br> $1=$ the short-circuit interrupt is enabled. <br> $0=$ the short-circuit interrupt is disabled (the SHORT_INT flag continues to assert). |
| TSD_IEN | 3 | Thermal shutdown interrupt is enabled. When the TSD_INT status bit is set after an error condition, an interrupt is <br> raised to the host if the TSD_IEN flag is enabled. <br> $1=$ the thermal shutdown interrupt is enabled. <br> $0=$ the thermal shutdown interrupt is disabled (the TSD_INT flag continues to assert). |
| OVP_IEN | 2 | Overvoltage interrupt enabled. When the OVP_INT status bit is set after an error condition, an interrupt is raised to <br> the host if the OVP_IEN flag is enabled. <br> $1=$ the overvoltage interrupt is enabled. <br> $0=$ the overvoltage interrupt is disabled (the OVP_INT flag continues to assert). |
| CMP2_IEN | 1 | When the CMP2_INT status bit is set after an enabled comparator trips, an interrupt is raised if the CMP2_IEN flag is <br> enabled. <br> $1=$ the second phototransistor comparator interrupt is enabled. <br> $0=$ the second phototransistor comparator interrupt is disabled (the CMP2_INT flag continues to assert). |
| CMP_IEN | 0 | When the CMP_INT status bit is set after an enabled comparator trips, an interrupt is raised if the CMP_IEN flag is <br> enabled. <br> $1=$ the main comparator interrupt is enabled. <br> $0=$ the main comparator interrupt is disabled (the CMP_INT flag continues to assert). |

## BACKLIGHT REGISTER DESCRIPTIONS

## Configuration Register (CFGR)—Register 0x04

Table 16. CFGR Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | SEL_AB | CMP2_SEL | BLV | Law | FOVR |  |  |

Table 17. Bit Descriptions for the CFGR Register

| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| N/A | 7 | Reserved. |
| SEL_AB | 6 | $1=$ selects the second phototransistor (CMP_IN2) to control the backlight. <br> $0=$ selects the main phototransistor (CMP_IN) to control the backlight. |
| CMP2_SEL | 5 | $1=$ the second phototransistor is enabled; the current sink on D6 is disabled. <br> $0=$ the second phototransistor is disabled. |
| BLV | $4: 3$ | Brightness level. This field indicates the brightness level at which the device is operating. The software may force the <br> backlight to operate at one of the three brightness levels. Setting CMP_AUTOEN high (Register 0x01) sets these <br> values automatically and overwrites any previously written values. <br> $00=$ Level 1 (daylight). <br> $01=$ Level 2 (office). <br> $10=$ Level 3 (dark). <br> $11=$ off (backlight set to 0 mA). |
| Law | $2: 1$ | Backlight transfer law. <br> $00=$ linear law DAC, linear time steps. <br> $01=$ square law DAC, linear time steps. <br> $10=$ square law DAC, nonlinear time steps (Cubic 10). <br> $11=$ square law DAC, nonlinear time steps (Cubic 11). |
| FOVR | 0 | Backlight fade override. <br> $1=$ the backlight fade override is enabled. <br> $0=$ the backlight fade override is disabled. |

## Backlight Sink Enable (BLSEN)—Register 0x05

Table 18. BLSEN Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | D7EN | D6EN | D5EN | D4EN | D3EN | D2EN | D1EN |

Table 19. Bit Descriptions for the BLSEN Register

| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| N/A | 7 | Reserved. |
| D7EN | 6 | Diode 7 backlight sink enable. <br> $1=$ selects LED7 as an independent sink. <br> $0=$ connects LED7 sink to backlight enable (BL_EN). |
| D6EN | 5 | Diode 6 backlight sink enable. <br> $1=$ selects LED6 as an independent sink. <br> $0=$ connects LED6 sink to backlight enable (BL_EN). |
| D5EN | 4 | Diode 5 backlight sink enable. <br> $1=$ selects LED5 as an independent sink. <br> $0=$ connects LED5 sink to backlight enable (BL_EN). |
| D4EN | 3 | Diode 4 backlight sink enable. <br> $1=$ selects LED4 as independent sink. <br> $0=$ connects LED4 sink to backlight enable (BL_EN). |
| D3EN | 2 | Diode 3 backlight sink enable. <br> $1=$ selects LED3 as independent sink. <br> $0=$ connects LED3 sink to backlight enable (BL_EN). |


| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| D2EN | 1 | Diode 2 backlight sink enable. <br> $1=$ selects LED2 as independent sink. <br> $0=$ connects LED2 sink to backlight enable (BL_EN). |
|  |  | Diode 1 backlight sink enable. <br> $1=$ selects LED1 as independent sink. <br> $0=$ connects LED1 sink to backlight enable (BL_EN). |

## Backlight Off Timeout (BLOFF)—Register 0x06

Table 20. BLOFF Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | OFFT |  |  |  |  |  |  |

Table 21. Bit Descriptions for the BLOFF Register

| Bit Name | Bit No. | Description |
| :---: | :---: | :---: |
| N/A | 7 | Reserved. |
| OFFT | 6:0 | Backlight off timeout. After the off timeout (OFFT) period, the backlight turns off. If the dim timeout (DIMT) is enabled, the off timeout starts after the dim timeout. <br> $0000=$ timeout disabled <br> $0000001=1 \mathrm{sec}$ <br> $0000010=2 \mathrm{sec}$ <br> $0000011=3 \mathrm{sec}$ $1111111=127 \mathrm{sec}$ |

## Backlight Dim Timeout (BLDIM)—Register 0x07

Table 22. BLDIM Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | DIMT |  |  |  |  |  |  |

Table 23. Bit Descriptions for the BLDIM Register

| Bit Name | Bit No. | Description |
| :---: | :---: | :---: |
| N/A | 7 | Reserved. |
| DIMT | 6:0 | Backlight dim timeout. After the dim timeout (DIMT) period, the backlight is set to the dim current value. The dim timeout starts after backlight reaches the maximum current. $\begin{aligned} & 0000=\text { timeout disabled } \\ & 0000001=1 \mathrm{sec} \\ & 0000010=2 \mathrm{sec} \\ & 0000011=3 \mathrm{sec} \\ & \ldots \\ & 1111111=127 \mathrm{sec} \end{aligned}$ |

## Backlight Fade (BLFR)—Register 0x08

Table 24. BLFR Backlight Fade Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| BL_FO |  |  |  |  |  |  |  |

Table 25. Bit Descriptions for the BLFR Register

| Bit <br> Name | Bit No. | Description |
| :---: | :---: | :---: |
| BL_FO | 7:4 | Backlight fade out rate. If the fade out is disabled ( $\mathrm{BL} \_\mathrm{FO}=0000$ ), the backlight changes instantly (within 100 ms ). If the fade out rate is set, the backlight fades from its current value to the dim or the off value. The times listed for BL_FO are for a full-scale fade out ( 30 mA to 0 mA ). Fades between closer current values reduce the fade time. See the Automated Fade In and Fade Out section for more information. $\begin{aligned} & 0000=0.1 \mathrm{sec}(\text { fade out disabled })^{1} \\ & 0001=0.3 \mathrm{sec} \\ & 0010=0.6 \mathrm{sec} \\ & 0011=0.9 \mathrm{sec} \\ & 0100=1.2 \mathrm{sec} \\ & 0101=1.5 \mathrm{sec} \\ & 0110=1.8 \mathrm{sec} \\ & 0111=2.1 \mathrm{sec} \\ & 1000=2.4 \mathrm{sec} \\ & 1001=2.7 \mathrm{sec} \\ & 1010=3.0 \mathrm{sec} \\ & 1011=3.5 \mathrm{sec} \\ & 1100=4.0 \mathrm{sec} \\ & 1101=4.5 \mathrm{sec} \\ & 1110=5.0 \mathrm{sec} \\ & 1111=5.5 \mathrm{sec} \\ & \hline \end{aligned}$ |
| BL_FI | 3:0 | Backlight fade in rate. If the fade in is disabled ( $\mathrm{BL} \_\mathrm{FI}=0000$ ), the backlight changes instantly (within 100 ms ). If the fade in rate is set, the backlight fades from its current value to its maximum when the backlight is turned on. The times listed for BL_FI are for a full-scale fade in ( 0 mA to 30 mA ). Fades between closer current values reduce the fade time. See the Automated Fade In and Fade Out section for more information. $\begin{aligned} & 0000=0.1 \mathrm{sec}(\text { fade in disabled })^{1} \\ & 0001=0.3 \mathrm{sec} \\ & 0010=0.6 \mathrm{sec} \\ & 0011=0.9 \mathrm{sec} \\ & \ldots \\ & 1111=5.5 \mathrm{sec} \end{aligned}$ |

[^2]
## Backlight Level 1 (Daylight) Maximum Current Register (BLMX1)—Register 0x09

Table 26. BLMX1 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | BL1_MC |  |  |  |  |  |  |

Table 27. Bit Descriptions for the BLMX1 Register

| Bit Name | Bit No. | Description |  |  |
| :---: | :---: | :---: | :---: | :---: |
| N/A | 7 | Reserved. |  |  |
| BL1_MC | 6:0 | Backlight maximum Level 1 (daylight) current. The backlight maximum current can be set according to the linear or square law function, as follows (see Table 28 for a complete list of values): |  |  |
|  |  | DAC | Linear Law (mA) | Square Law (mA) |
|  |  | 0000000 | 0 | 0 |
|  |  | 0000001 | 0.236 | 0.002 |
|  |  | 0000010 | 0.472 | 0.007 |
|  |  | 0000011 | 0.708 | 0.017 |
|  |  |  | $\ldots$ | ... |
|  |  | 1111111 | 30 | 30 |

Table 28. Linear and Square Law Currents Per DAC Code

| DAC Code | Linear Law (mA) | Square Law ${ }^{1}(\mathrm{~mA}$ ) | DAC Code | Linear Law (mA) | Square Law ${ }^{1}$ (mA) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0x00 | 0 | 0.000 | 0x22 | 8.031 | 2.150 |
| $0 \times 01$ | 0.236 | 0.002 | $0 \times 23$ | 8.268 | 2.279 |
| $0 \times 02$ | 0.472 | 0.007 | $0 \times 24$ | 8.504 | 2.411 |
| $0 \times 03$ | 0.709 | 0.017 | $0 \times 25$ | 8.740 | 2.546 |
| $0 \times 04$ | 0.945 | 0.030 | $0 \times 26$ | 8.976 | 2.686 |
| $0 \times 05$ | 1.181 | 0.047 | $0 \times 27$ | 9.213 | 2.829 |
| $0 \times 06$ | 1.417 | 0.067 | $0 \times 28$ | 9.449 | 2.976 |
| $0 \times 07$ | 1.654 | 0.091 | $0 \times 29$ | 9.685 | 3.127 |
| $0 \times 08$ | 1.890 | 0.119 | $0 \times 2 \mathrm{~A}$ | 9.921 | 3.281 |
| $0 \times 09$ | 2.126 | 0.151 | $0 \times 2 \mathrm{~B}$ | 10.157 | 3.439 |
| $0 \times 0 \mathrm{~A}$ | 2.362 | 0.186 | $0 \times 2 \mathrm{C}$ | 10.394 | 3.601 |
| $0 \times 0 \mathrm{~B}$ | 2.598 | 0.225 | $0 \times 2 \mathrm{D}$ | 10.630 | 3.767 |
| $0 \times 0 \mathrm{C}$ | 2.835 | 0.268 | $0 \times 2 \mathrm{E}$ | 10.866 | 3.936 |
| $0 \times 0 \mathrm{D}$ | 3.071 | 0.314 | $0 \times 2 \mathrm{~F}$ | 11.102 | 4.109 |
| 0x0E | 3.307 | 0.365 | 0x30 | 11.339 | 4.285 |
| 0xOF | 3.543 | 0.419 | $0 \times 31$ | 11.575 | 4.466 |
| 0x10 | 3.780 | 0.476 | $0 \times 32$ | 11.811 | 4.650 |
| $0 \times 11$ | 4.016 | 0.538 | 0x33 | 12.047 | 4.838 |
| $0 \times 12$ | 4.252 | 0.603 | $0 \times 34$ | 12.283 | 5.029 |
| $0 \times 13$ | 4.488 | 0.671 | 0x35 | 12.520 | 5.225 |
| $0 \times 14$ | 4.724 | 0.744 | $0 \times 36$ | 12.756 | 5.424 |
| $0 \times 15$ | 4.961 | 0.820 | $0 \times 37$ | 12.992 | 5.627 |
| $0 \times 16$ | 5.197 | 0.900 | $0 \times 38$ | 13.228 | 5.833 |
| $0 \times 17$ | 5.433 | 0.984 | $0 \times 39$ | 13.465 | 6.043 |
| $0 \times 18$ | 5.669 | 1.071 | $0 \times 3 \mathrm{~A}$ | 13.701 | 6.257 |
| $0 \times 19$ | 5.906 | 1.163 | 0x3B | 13.937 | 6.475 |
| $0 \times 1 \mathrm{~A}$ | 6.142 | 1.257 | 0x3C | 14.173 | 6.696 |
| $0 \times 1 \mathrm{~B}$ | 6.378 | 1.356 | 0x3D | 14.409 | 6.921 |
| $0 \times 1 \mathrm{C}$ | 6.614 | 1.458 | $0 \times 3 \mathrm{E}$ | 14.646 | 7.150 |
| $0 \times 1 \mathrm{D}$ | 6.850 | 1.564 | 0x3F | 14.882 | 7.382 |
| $0 \times 1 \mathrm{E}$ | 7.087 | 1.674 | 0x40 | 15.118 | 7.619 |
| $0 \times 1 \mathrm{~F}$ | 7.323 | 1.787 | $0 \times 41$ | 15.354 | 7.859 |
| 0x20 | 7.559 | 1.905 | 0x42 | 15.591 | 8.102 |
| $0 \times 21$ | 7.795 | 2.026 | 0x43 | 15.827 | 8.350 |


| DAC Code | Linear Law (mA) | Square Law ${ }^{\mathbf{1}}$ (mA) |
| :--- | :--- | :--- |
| 0x44 | 16.063 | 8.601 |
| 0x45 | 16.299 | 8.855 |
| 0x46 | 16.535 | 9.114 |
| 0x47 | 16.772 | 9.376 |
| 0x48 | 17.008 | 9.642 |
| 0x49 | 17.244 | 9.912 |
| 0x4A | 17.480 | 10.185 |
| 0x4B | 17.717 | 10.463 |
| 0x4C | 17.953 | 10.743 |
| 0x4D | 18.189 | 11.028 |
| 0x4E | 18.425 | 11.316 |
| 0x4F | 18.661 | 11.608 |
| 0x50 | 18.898 | 11.904 |
| 0x51 | 19.134 | 12.203 |
| 0x52 | 19.370 | 12.507 |
| 0x53 | 19.606 | 12.814 |
| 0x54 | 19.842 | 13.124 |
| 0x55 | 20.079 | 13.439 |
| 0x56 | 20.315 | 13.757 |
| 0x57 | 20.551 | 14.078 |
| 0x58 | 20.787 | 14.404 |
| 0x59 | 21.024 | 14.733 |
| 0x5A | 21.260 | 15.066 |
| 0x5B | 21.496 | 15.403 |
| 0x5C | 21.732 | 15.743 |
| 0x5D | 21.968 | 16.087 |
| 0x5E | 22.205 | 16.435 |
| 0x5F | 22.441 | 16.787 |
| 0x60 | 22.677 | 17.142 |
| 0x61 | 22.913 | 17.501 |
| 0x62 | 23.150 | 17.863 |
| 0x63 | 23.386 | 18.230 |
|  |  |  |


| DAC Code | Linear Law (mA) | Square Law ${ }^{\mathbf{1}}$ (mA) |
| :--- | :--- | :--- |
| 0x64 | 23.622 | 18.600 |
| 0x65 | 23.858 | 18.974 |
| 0x66 | 24.094 | 19.351 |
| 0x67 | 24.331 | 19.733 |
| 0x68 | 24.567 | 20.118 |
| 0x69 | 24.803 | 20.507 |
| 0x6A | 25.039 | 20.899 |
| 0x6B | 25.276 | 21.295 |
| 0x6C | 25.512 | 21.695 |
| 0x6D | 25.748 | 22.099 |
| 0x6E | 25.984 | 22.506 |
| 0x6F | 26.220 | 22.917 |
| 0x70 | 26.457 | 23.332 |
| 0x71 | 26.693 | 23.750 |
| 0x72 | 26.929 | 24.173 |
| 0x73 | 27.165 | 24.599 |
| 0x74 | 27.402 | 25.028 |
| 0x75 | 27.638 | 25.462 |
| 0x76 | 27.874 | 25.899 |
| 0x77 | 28.110 | 26.340 |
| 0x78 | 28.346 | 26.784 |
| 0x79 | 28.583 | 27.232 |
| 0x7A | 28.819 | 27.684 |
| 0x7B | 29.055 | 28.140 |
| 0x7C | 29.291 | 28.599 |
| 0x7D | 29.528 | 29.063 |
| 0x7E | 29.764 | 29.529 |
| 0x7F | 30.000 | 30.000 |
|  |  |  |
| 1 Cubic 10 and Cubic 11 laws use the square law | DAC setting but vary the time |  |
| step per DAC code (see Figure 31). |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

## Backlight Level 1 (Daylight) Dim Current Register (BLDM1)—Register 0x0A

Table 29. BLDM1 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | BL1_DC |  |  |  |  |  |  |

Table 30. Bit Descriptions for the BLDM1 Register

| Bit Name | Bit No. | Description |  |  |
| :---: | :---: | :---: | :---: | :---: |
| N/A | 7 | Reserved. |  |  |
| BL1_DC | 6:0 | Backlight Level 1 (daylight) dim current. The backlight is set to the dim current value after a dim timeout or if the DIM_EN flag is set by the user (see Table 28 for a complete list of values). |  |  |
|  |  | DAC | Linear Law (mA) | Square Law (mA) |
|  |  | 0000000 | 0 | 0 |
|  |  | 0000001 | 0.236 | 0.002 |
|  |  | 0000010 | 0.472 | 0.007 |
|  |  | 0000011 | 0.709 | 0.017 |
|  |  | ... | ... | ... |
|  |  | 1111111 | 30 | 30 |

Backlight Level 2 (Office) Maximum Current Register (BLMX2)—Register 0x0B
Table 31. BLMX2 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | BL2_MC |  |  |  |  |  |  |

Table 32. Bit Descriptions for the BLMX2 Register

| Bit Name | Bit No. | Description |  |  |
| :---: | :---: | :---: | :---: | :---: |
| N/A | 7 | Reserved. |  |  |
| BL2_MC | 6:0 | Backlight Level 2 (office) maximum current (see Table 28 for a complete list of values). |  |  |
|  |  | DAC | Linear Law (mA) | Square Law (mA) |
|  |  | 0000000 | 0 | 0 |
|  |  | 0000001 | 0.236 | 0.002 |
|  |  | 0000010 | 0.472 | 0.007 |
|  |  | 0000011 | 0.709 | 0.017 |
|  |  | ... 1111111 |  |  |

## ADP8860

## Backlight Level 2 (Office) Dim Current Register (BLDM2)—Register 0x0C

Table 33. BLDM2 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | BL2_DC |  |  |  |  |  |  |

Table 34. Bit Descriptions for the BLDM2 Register

| Bit Name | Bit No. | Description |  |  |
| :---: | :---: | :---: | :---: | :---: |
| N/A | 7 | Reserved. |  |  |
| BL2_DC | 6:0 | Backlight Level 2 (office) dim current. See Table 28 for a complete list of values. The backlight is set to the dim current value after a dim timeout or if the DIM_EN flag is set by the user. |  |  |
|  |  | DAC | Linear Law (mA) | Square Law (mA) |
|  |  | 0000000 | 0 | 0 |
|  |  | 0000001 | 0.236 | 0.002 |
|  |  | 0000010 | 0.472 | 0.007 |
|  |  | 0000011 | 0.709 | 0.017 |
|  |  | $1111111$ | $30$ | $30$ |

Backlight Level 3 (Dark) Maximum Current Register (BLMX3)—Register 0x0D
Table 35. BLMX3 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | BL3_MC |  |  |  |  |  |  |

Table 36. Bit Descriptions for the BLMX3 Register

| Bit Name | Bit No. | Description |  |  |
| :--- | :--- | :--- | :--- | :--- |
| N/A | 7 | Reserved. |  |  |
| BL3_MC | $6: 0$ | Backlight Level 3 (dark) maximum current. See Table 28 for a complete list of values. |  |  |
|  | DAC |  |  |  |
|  |  | 0000000 | 0 | 0 |
|  |  | 0000001 | 0.236 | 0.002 |
|  |  | 0000010 | 0.472 | 0.007 |
|  |  | 0000011 | 0.709 | 0.017 |
|  |  | $\ldots$ | $\ldots$ | $\ldots$ |
|  |  | 1111111 | 30 | 30 |

Backlight Level 3 (Dark) Dim Current Register (BLDM3)—Register 0x0E
Table 37. BLDM3 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | BL3_DC |  |  |  |  |  |  |

Table 38. Bit Descriptions for the BLDM3 Register

| Bit Name | Bit No. | Description |  |  |
| :---: | :---: | :---: | :---: | :---: |
| N/A | 7 | Reserved. |  |  |
| BL3_DC | 6:0 | Backlight Level 3 (dark) dim current. See Table 28 for a complete list of values. The backlight is set to the dim current value after a dim timeout or if the DIM_EN flag is set by the user. |  |  |
|  |  | DAC | Linear Law (mA) | Square Law (mA) |
|  |  | 0000000 | 0 | 0 |
|  |  | 0000001 | 0.236 | 0.002 |
|  |  | 0000010 | 0.472 | 0.007 |
|  |  | 0000011 | 0.709 | 0.017 |
|  |  | $\begin{aligned} & \cdots \\ & 1111111 \end{aligned}$ | ... 30 |  |

## INDEPENDENT SINK REGISTER DESCRIPTIONS

Independent Sink Current Fade Control Register (ISCFR)—Register 0x0F
Table 39. ISCFR Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved |  |  |  |  |  | Bit 0 |

Table 40. Bit Descriptions for the ISCFR

| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| N/A | $7: 2$ | Reserved. |
| SC_LAW | $1: 0$ | Independent sink current fade transfer law. |
|  |  | $00=$ linear law DAC, linear time steps. |
|  |  | $01=$ square law DAC, linear time steps. |
|  | $10=$ square law DAC, nonlinear time steps (Cubic 10). |  |
|  |  | $11=$ square law DAC, nonlinear time steps (Cubic 11). |

## Independent Sink Current Control (ISCC)—Register 0x10

Table 41. ISCC Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | SC7_EN | SC6_EN | SC5_EN | SC4_EN | SC3_EN | SC2_EN | SC1_EN |

Table 42. Bit Descriptions for the ISCC Register

| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| N/A | 7 | Reserved. |
| SC7_EN | 6 | This enable acts upon the LED7. <br> $1=$ SC7 is turned on. <br>  <br>  <br>  <br> SC6_EN |
|  | 5 | This enable acts upon the LED6. <br> $1=$ SC6 is turned on. <br> $0=$ SC6 is turned off. |
| SC5_EN | 4 | This enable acts upon the LED5. <br>  |
|  |  | $1=$ SC5 is turned on. |
| $0=$ SC5 is turned off. |  |  |


| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| SC3_EN | 2 | This enable acts upon the LED3. <br>  |
|  |  | $1=$ SC3 is turned on. |
| $0=$ SC3 is turned off. |  |  |
| SC2_EN | 1 | This enable acts upon the LED2. |
|  |  | $1=$ SC2 is turned on. |
|  | $0=$ SC2 is turned off. |  |
| SC1_EN | 0 | This enable acts upon the LED1. |
|  |  | $1=$ SC1 is turned on. |
|  |  | $0=$ SC1 is turned off. |

## Independent Sink Current Time (ISCT1)—Register 0x11

Table 43. ISCT1 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SCON | SC7OFF | SC6OFF | SC5OFF |  |  |  |

Table 44. Bit Descriptions for the ISCT1 Register

| Bit Name | Bit No. | Description ${ }^{1,2}$ |
| :---: | :---: | :---: |
| SCON | 7:6 | SC on time. If the SCxOFF time is not disabled, then when the independent current sink is enabled (Register 0x10) it remains on for the on time selected (per the following list) and then turns off. $\begin{aligned} & 00=0.2 \mathrm{sec} . \\ & 01=0.6 \mathrm{sec} . \\ & 10=0.8 \mathrm{sec} . \\ & 11=1.2 \mathrm{sec} . \end{aligned}$ |
| SC7OFF | 5:4 | SC7 off time. When the SC off time is disabled, the ISC remains on while enabled. When the SC off time is set to any other value, the ISC turns off for the off time (per the following listed times) and then turns on according to the SCON setting. $\begin{aligned} & 00=\text { off time disabled. } \\ & 01=0.6 \mathrm{sec} . \\ & 10=1.2 \mathrm{sec} . \\ & 11=1.8 \mathrm{sec} . \end{aligned}$ |
| SC6OFF | 3:2 | SC6 off time. When the SC off time is disabled, the ISC remains on while enabled. When the SC off time is set to any other value, the ISC turns off for the off time (per the following listed times) and then turns on according to the SCON setting. $\begin{aligned} & 00=\text { off time disabled. } \\ & 01=0.6 \mathrm{sec} . \\ & 10=1.2 \mathrm{sec} . \\ & 11=1.8 \mathrm{sec} . \\ & \hline \end{aligned}$ |
| SC5OFF | 1:0 | SC5 off time. When the SC off time is disabled, the ISC remains on while enabled. When the SC off time is set to any other value, the ISC turns off for the off time (per the following listed times) and then turns on according to the SCON setting. $\begin{aligned} & 00=\text { off time disabled. } \\ & 01=0.6 \mathrm{sec} . \\ & 10=1.2 \mathrm{sec} . \\ & 11=1.8 \mathrm{sec} . \\ & \hline \end{aligned}$ |

${ }^{1}$ An independent sink remains on continuously when SCx_EN $=1$ and SCx_OFF is 00 (disabled).
${ }^{2}$ To enable multiple independent sinks, set the appropriate SCx_EN bits. To create equivalent blinking and fading sequences, enable all independent sinks in one write cycle to cause a preprogrammed sequence to start simultaneously.
Independent Sink Current Time (ISCT2)—Register 0x12
Table 45. ISCT2 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | SC4OFF | SC3OFF |  | SC2OFF | SC1OFF |  |  |

Table 46. Bit Descriptions for the ISCT2 Register

| Designation | Bit | Description ${ }^{1,2}$ |
| :---: | :---: | :---: |
| SC4OFF | 7:6 | SC4 off time. When the SC off time is disabled, the ISC remains on while enabled. When the SC off time is set to any other value, then the ISC turns off for the off time (per the following listed times) and then turns on according to the SCON setting. $\begin{aligned} & 00=\text { off time disabled. } \\ & 01=0.6 \mathrm{sec} . \\ & 10=1.2 \mathrm{sec} . \\ & 11=1.8 \mathrm{sec} . \end{aligned}$ |
| SC3OFF | 5:4 | SC3 off time. When the SC off time is disabled, the ISC remains on while enabled. When the SC off time is set to any other value, then the ISC turns off for the off time (per the following listed times) and then turns on according to the SCON setting. $\begin{aligned} & 00=\text { off time disabled. } \\ & 01=0.6 \mathrm{sec} . \\ & 10=1.2 \mathrm{sec} . \\ & 11=1.8 \mathrm{sec} . \end{aligned}$ |
| SC2OFF | 3:2 | SC2 off time. When the SC off time is disabled, the ISC remains on while enabled. When the SC off time is set to any other value, then the ISC turns off for the off time (per the following listed times) and then turns on according to the SCON setting. $\begin{aligned} & 00=\text { off time disabled. } \\ & 01=0.6 \mathrm{sec} . \\ & 10=1.2 \mathrm{sec} . \\ & 11=1.8 \mathrm{sec} . \end{aligned}$ |
| SC1OFF | 1:0 | SC1 off time. When the SC off time is disabled, the ISC remains on while enabled. When the SC off time is set to any other value, then the ISC turns off for the off time (per the following listed times) and then turns on according to the SCON setting. $\begin{aligned} & 00=\text { off time disabled. } \\ & 01=0.6 \mathrm{sec} . \\ & 10=1.2 \mathrm{sec} . \\ & 11=1.8 \mathrm{sec} . \end{aligned}$ |

[^3]
## Independent Sink Current Fade (ISCF)—Register 0x13

Table 47. ISCF Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SCFO |  |  |  |  |  |  |  |

Table 48. Bit Descriptions for the ISCF Register

| Bit Name | Bit No. | Description |
| :---: | :---: | :---: |
| SCFO | 7:4 | Sink current fade out rate. The following times listed are for a full-scale fade out ( 30 mA to 0 mA ). Fades between closer current values reduce the fade time. See the Automated Fade In and Fade Out section for more information. $0000 \text { = disabled. }$ <br> $0001=0.30 \mathrm{sec}$. <br> $0010=0.60 \mathrm{sec}$. <br> $0011=0.90 \mathrm{sec}$. <br> $0100=1.2 \mathrm{sec}$. <br> $0101=1.5 \mathrm{sec}$. <br> $0110=1.8 \mathrm{sec}$. <br> $0111=2.1 \mathrm{sec}$. <br> $1000=2.4 \mathrm{sec}$. <br> $1001=2.7 \mathrm{sec}$. <br> $1010=3.0 \mathrm{sec}$. <br> $1011=3.5 \mathrm{sec}$. <br> $1100=4.0 \mathrm{sec}$. <br> $1101=4.5 \mathrm{sec}$. <br> $1110=5.0 \mathrm{sec}$. <br> $1111=5.5 \mathrm{sec}$. |
| SCFI | 3:0 | Sink current fade in rate. The following times listed are for a full-scale fade in ( 0 mA to 30 mA ). Fades between closer current values reduce the fade time. See the Automated Fade In and Fade Out section for more information. $0000=\text { disabled. }$ <br> $0001=0.30 \mathrm{sec}$. <br> $0010=0.60 \mathrm{sec}$. <br> $0011=0.90 \mathrm{sec}$. <br> $0100=1.2 \mathrm{sec}$. <br> $0101=1.5 \mathrm{sec}$. <br> $0110=1.8 \mathrm{sec}$. <br> $0111=2.1 \mathrm{sec}$. <br> $1000=2.4 \mathrm{sec}$. <br> $1001=2.7 \mathrm{sec}$. <br> $1010=3.0 \mathrm{sec}$. <br> $1011=3.5 \mathrm{sec}$. <br> $1100=4.0 \mathrm{sec}$. <br> $1101=4.5 \mathrm{sec}$. <br> $1110=5.0 \mathrm{sec}$. <br> $1111=5.5 \mathrm{sec}$. |

## Sink Current Register LED7 (ISC7)—Register 0x14

Table 49. ISC7 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SCR | SCD7 |  |  |  |  |  |  |

Table 50. Bit Descriptions for the ISC7 Register

| Bit Name | Bit No. | Description |  |  |
| :---: | :---: | :---: | :---: | :---: |
| SCR | 7 | $0=$ Sink Current 0 . For the lowest input current consumption and optimal efficiency, set SCR to 0 when D7 is set to ISC in Register 0x05 and SC7_EN = 0. |  |  |
| SCD7 | 6:0 | For Sink Current 0, use the following DAC code schedule (see Table 28 for a complete list of values): |  |  |
|  |  | DAC | Linear Law (mA) | Square Law (mA) |
|  |  | 0000000 | 0 | 0 |
|  |  | 0000001 | 0.236 | 0.002 |
|  |  | 0000010 | 0.472 | 0.007 |
|  |  | 0000011 | 0.709 | 0.017 |
|  |  |  | $\ldots$ | ... |
|  |  | 1111111 | 30 | 30 |
|  |  | For Sink Current 1, use the following DAC code schedule (see Table 51 for a complete list of values): |  |  |
|  |  | DAC | Linear Law (mA) | Square Law (mA) |
|  |  | 0000000 | 0 | 0 |
|  |  | 0000001 | 0.472 | $0.004$ |
|  |  | 0000010 | 0.945 | 0.014 |
|  |  | 0000011 | 01.417 | 0.034 |
|  |  | $\ldots$ | ... | $\ldots$ |
|  |  | 1111111 | 60 | 60 |

Table 51. Linear and Square Law Currents for LED7 (SCR=1)

| DAC Code | Linear Law (mA) | Square Law ${ }^{1}(\mathrm{~mA}$ ) | DAC Code | Linear Law (mA) | Square Law ${ }^{1}$ (mA) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0x00 | 0.000 | 0 | 0x17 | 10.87 | 1.968 |
| $0 \times 01$ | 0.472 | 0.004 | $0 \times 18$ | 11.34 | 2.142 |
| $0 \times 02$ | 0.945 | 0.014 | $0 \times 19$ | 11.81 | 2.326 |
| 0x03 | 1.42 | 0.034 | $0 \times 1 \mathrm{~A}$ | 12.28 | 2.514 |
| $0 \times 04$ | 1.89 | 0.06 | $0 \times 1 \mathrm{~B}$ | 12.76 | 2.712 |
| 0x05 | 2.36 | 0.094 | $0 \times 1 \mathrm{C}$ | 13.23 | 2.916 |
| 0x06 | 2.83 | 0.134 | $0 \times 1 \mathrm{D}$ | 13.70 | 3.128 |
| $0 \times 07$ | 3.31 | 0.182 | $0 \times 1 \mathrm{E}$ | 14.17 | 3.348 |
| 0x08 | 3.78 | 0.238 | 0x1F | 14.65 | 3.574 |
| 0x09 | 4.25 | 0.302 | $0 \times 20$ | 15.12 | 3.81 |
| $0 \times 0 \mathrm{~A}$ | 4.72 | 0.372 | $0 \times 21$ | 15.59 | 4.052 |
| $0 \times 0 \mathrm{~B}$ | 5.20 | 0.45 | $0 \times 22$ | 16.06 | 4.3 |
| 0x0C | 5.67 | 0.536 | $0 \times 23$ | 16.54 | 4.558 |
| 0x0D | 6.14 | 0.628 | $0 \times 24$ | 17.01 | 4.822 |
| 0x0E | 6.61 | 0.73 | $0 \times 25$ | 17.48 | 5.092 |
| 0x0F | 7.09 | 0.838 | $0 \times 26$ | 17.95 | 5.372 |
| 0x10 | 7.56 | 0.952 | $0 \times 27$ | 18.43 | 5.658 |
| $0 \times 11$ | 8.03 | 1.076 | $0 \times 28$ | 18.90 | 5.952 |
| $0 \times 12$ | 8.50 | 1.206 | $0 \times 29$ | 19.37 | 6.254 |
| $0 \times 13$ | 8.98 | 1.342 | $0 \times 2 \mathrm{~A}$ | 19.84 | 6.562 |
| $0 \times 14$ | 9.45 | 1.488 | $0 \times 2 \mathrm{~B}$ | 20.31 | 6.878 |
| $0 \times 15$ | 9.92 | 1.64 | $0 \times 2 \mathrm{C}$ | 20.79 | 7.202 |
| $0 \times 16$ | 10.39 | 1.8 | $0 \times 2 \mathrm{D}$ | 21.26 | 7.534 |


| DAC Code | Linear Law (mA) | Square Law $^{\mathbf{1}}$ (mA) |
| :--- | :--- | :--- |
| 0x2E | 21.73 | 7.872 |
| 0x2F | 22.20 | 8.218 |
| 0x30 | 22.68 | 8.57 |
| 0x31 | 23.15 | 8.932 |
| 0x32 | 23.62 | 9.3 |
| $0 \times 33$ | 24.09 | 9.676 |
| 0x34 | 24.57 | 10.058 |
| 0x35 | 25.04 | 10.45 |
| 0x36 | 25.51 | 10.848 |
| 0x37 | 25.98 | 11.254 |
| 0x38 | 26.46 | 11.666 |
| 0x39 | 26.93 | 12.086 |
| 0x3A | 27.40 | 12.514 |
| 0x3B | 27.87 | 12.95 |
| 0x3C | 28.35 | 13.392 |
| 0x3D | 28.82 | 13.842 |
| 0x3E | 29.29 | 14.3 |
| 0x3F | 29.76 | 14.764 |
| 0x40 | 30.24 | 15.238 |
| 0x41 | 30.71 | 15.718 |
| 0x42 | 31.18 | 16.204 |
| 0x43 | 31.65 | 16.7 |
| 0x44 | 32.13 | 17.202 |
| 0x45 | 32.60 | 17.71 |
| 0x46 | 33.07 | 18.228 |
| 0x47 | 33.54 | 18.752 |
| 0x48 | 34.02 | 19.284 |
| 0x49 | 34.49 | 19.824 |
| 0x4A | 34.96 | 20.37 |
| 0x4B | 35.43 | 20.926 |
| 0x4C | 35.91 | 21.486 |
| 0x4D | 36.38 | 22.056 |
| 0x4E | 36.85 | 22.632 |
| 0x4F | 37.32 | 23.216 |
| 0x50 | 37.80 | 23.808 |
| 0x51 | 38.27 | 24.406 |
| 0x52 | 38.74 | 25.014 |
| $0 \times 53$ | 39.21 | 25.628 |
|  |  |  |


| DAC Code | Linear Law (mA) | Square Law ${ }^{1}$ (mA) |
| :---: | :---: | :---: |
| 0x54 | 39.69 | 26.248 |
| $0 \times 55$ | 40.16 | 26.878 |
| 0x56 | 40.63 | 27.514 |
| $0 \times 57$ | 41.10 | 28.156 |
| $0 \times 58$ | 41.57 | 28.808 |
| $0 \times 59$ | 42.05 | 29.466 |
| $0 \times 5 \mathrm{~A}$ | 42.52 | 30.132 |
| 0x5B | 42.99 | 30.806 |
| 0x5C | 43.46 | 31.486 |
| 0x5D | 43.94 | 32.174 |
| 0x5E | 44.41 | 32.87 |
| 0x5F | 44.88 | 33.574 |
| 0x60 | 45.35 | 34.284 |
| 0x61 | 45.83 | 35.002 |
| 0x62 | 46.30 | 35.726 |
| 0x63 | 46.77 | 36.46 |
| 0x64 | 47.24 | 37.2 |
| $0 \times 65$ | 47.72 | 37.948 |
| $0 \times 66$ | 48.19 | 38.702 |
| $0 \times 67$ | 48.66 | 39.466 |
| 0x68 | 49.13 | 40.236 |
| 0x69 | 49.61 | 41.014 |
| 0x6A | 50.08 | 41.798 |
| $0 \times 6 \mathrm{~B}$ | 50.55 | 42.59 |
| 0x6C | 51.02 | 43.39 |
| 0x6D | 51.50 | 44.198 |
| 0x6E | 51.97 | 45.012 |
| 0x6F | 52.44 | 45.834 |
| 0x70 | 52.91 | 46.664 |
| 0x71 | 53.39 | 47.5 |
| 0x72 | 53.86 | 48.346 |
| 0x73 | 54.33 | 49.198 |
| 0x74 | 54.80 | 50.056 |
| 0x75 | 55.28 | 50.924 |
| 0x76 | 55.75 | 51.798 |
| 0x77 | 56.22 | 52.68 |
| $0 \times 78$ | 56.69 | 53.568 |
| $0 \times 79$ | 57.17 | 54.464 |
| $0 \times 7 \mathrm{~A}$ | 57.64 | 55.368 |
| $0 \times 7 \mathrm{~B}$ | 58.11 | 56.28 |
| 0x7C | 58.58 | 57.198 |
| 0x7D | 59.06 | 58.126 |
| $0 \times 7 \mathrm{E}$ | 59.53 | 59.058 |
| 0x7F | 60 | 60 |

${ }^{1}$ Cubic 10 and Cubic 11 laws use the square law DAC setting but vary the time step per DAC code (see Figure 31).

## Sink Current Register LED6 (ISC6)—Register 0x15

Table 52. ISC6 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | SCD6 |  |  |  |  |  |  |

Table 53. Bit Descriptions for the ISC6 Register

| Bit Name | Bit No. | Description |  |  |
| :---: | :---: | :---: | :---: | :---: |
| N/A | 7 | Reserved. |  |  |
| SCD6 | 6:0 | Sink current. Use the following DAC code schedule (see Table 28 for a complete list of values): |  |  |
|  |  | DAC | Linear Law (mA) | Square Law (mA) |
|  |  | 0000000 | 0 | 0 |
|  |  | 0000001 | 0.236 | 0.002 |
|  |  | 0000010 | 0.472 | 0.007 |
|  |  | 0000011 | 0.709 | 0.017 |
|  |  | ... 1111111 | ... 30 | ... 30 |

Sink Current Register LED5 (ISC5)—Register 0x16
Table 54. ISC5 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | SCD5 |  |  |  |  |  |  |

Table 55. Bit Descriptions for the ISC5 Register

| Bit Name | Bit No. | Description |  |  |
| :--- | :--- | :--- | :--- | :--- |
| N/A | 7 | Reserved. |  |  |
| SCD5 | $6: 0$ | Sink current. Use the following DAC code schedule (see Table 28 for a complete list of values): |  |  |
|  | DAC | Linear Law (mA) | Square Law (mA) |  |
|  |  | 0000000 | 0 | 0 |
|  |  | 0000001 | 0.236 | 0.002 |
|  | 0000010 | 0.472 | 0.007 |  |
|  |  | 0000011 | 0.709 | 0.017 |
|  |  | $\ldots$ | $\ldots$ | $\ldots$ |
|  |  | 111111 | 30 | 30 |

Sink Current Register LED4 (ISC4)—Register 0x17
Table 56. ISC4 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | SCD4 |  |  |  |  |  |  |

Table 57. Bit Descriptions for the ISC4 Register

| Bit Name | Bit No. | Description |  |  |
| :---: | :---: | :---: | :---: | :---: |
| N/A | 7 | Reserved. |  |  |
| SCD4 | 6:0 | Sink current. Use the following DAC code schedule (see Table 28 for a complete list of values): |  |  |
|  |  | DAC | Linear Law (mA) | Square Law (mA) |
|  |  | 0000000 | 0 | 0 |
|  |  | 0000001 | 0.236 | 0.002 |
|  |  | 0000010 | 0.472 | 0.007 |
|  |  | 0000011 | 0.709 | 0.017 |
|  |  | ... | ... | ... |
|  |  | 1111111 | 30 | 30 |

## ADP8860

## Sink Current Register LED3 (ISC3)—Register 0x18

Table 58. ISC3 it Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | SCD3 |  |  |  |  |  |  |

Table 59. Bit Descriptions for the ISC3 Register

| Bit Name | Bit No. | Description |  |  |
| :---: | :---: | :---: | :---: | :---: |
| N/A | 7 | Reserved. |  |  |
| SCD3 | 6:0 | Sink current. Use the following DAC code schedule (see Table 28 for a complete list of values): |  |  |
|  |  | DAC | Linear Law (mA) | Square Law (mA) |
|  |  | 0000000 | 0 | 0 |
|  |  | 0000001 | 0.236 | 0.002 |
|  |  | 0000010 | 0.472 | 0.007 |
|  |  | 0000011 | 0.709 | 0.017 |
|  |  | ... | $\ldots$ | ... |
|  |  | 1111111 | 30 | 30 |

Sink Current Register LED2 (ISC2)—Register 0x19
Table 60. ISC2 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | SCD2 |  |  |  |  |  |  |

Table 61. Bit Descriptions for the ISC2 Register

| Bit Name | Bit No. | Description |  |  |
| :---: | :---: | :---: | :---: | :---: |
| N/A | 7 | Reserved. |  |  |
| SCD2 | 6:0 | Sink current. Use the following DAC code schedule (see Table 28 for a complete list of values): |  |  |
|  |  | DAC | Linear Law (mA) | Square Law (mA) |
|  |  | 0000000 | 0 | 0 |
|  |  | 0000001 | 0.236 | 0.002 |
|  |  | 0000010 | 0.472 | 0.007 |
|  |  | 0000011 | 0.709 | 0.017 |
|  |  | $1111111$ | $\ldots$ | ... 30 |

Sink Current Register LED1 (ISC1)—Register 0x1A
Table 62. ISC1 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | SCD1 |  |  |  |  |  |  |

Table 63. Bit Descriptions for the ISC1 Register

| Bit Name | Bit No. | Description |  |  |
| :--- | :--- | :--- | :--- | :--- |
| N/A | 7 |  |  |  |
| SCD1 | $6: 0$ |  |  |  |
|  |  | Sink current. Use the following DAC code schedule (see Table 28 for a complete list of values): |  |  |
|  | DAC | Linear Law (mA) | Square Law (mA) |  |
|  |  | 0000000 | 0 | 0 |
|  |  | 0000001 | 0.236 | 0.002 |
|  | 0000010 | 0.472 | 0.007 |  |
|  |  | 0000011 | 0.709 | 0.017 |
|  |  | $\ldots$ | $\ldots$ | $\ldots$ |
|  |  | 111111 | 30 | 30 |

## COMPARATOR REGISTER DESCRIPTIONS

## Comparator Configuration (CCFG)—Register 0x1B

Table 64. CCFG Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| FILT |  | FORCE_RD | L3_OUT | L2_OUT | L3_EN | L2_EN |

Table 65. Bit Descriptions for the CCFG Register

| Bit Name | Bit No. | Description |
| :---: | :---: | :---: |
| FILT | 7:5 | Filter setting for the CMP_IN light sensor. $\begin{aligned} & 000=80 \mathrm{~ms} \\ & 001=160 \mathrm{~ms} \\ & 010=320 \mathrm{~ms} . \\ & 011=640 \mathrm{~ms} \\ & 100=1280 \mathrm{~ms} \\ & 101=2560 \mathrm{~ms} \\ & 110=5120 \mathrm{~ms} \\ & 111=10,240 \mathrm{~ms} . \end{aligned}$ |
| FORCE_RD | 4 | Force a read of the CMP_IN light sensor while independent sinks are running, but the backlight is not. Reset by chip after the conversion is complete and L2_OUT and L3_OUT are valid. Ignored if the backlight is enabled. |
| L3_OUT | 3 | This bit is the output of the L3 comparator. |
| L2_OUT | 2 | This bit is the output of the L2 comparator. |
| L3_EN | 1 | 1 = the L3 comparator is enabled for the CMP_IN comparator. <br> $0=$ the L3 comparator is disabled for the CMP_IN comparator. |
| L2_EN | 0 | Note that the L3 comparator has priority over L2. <br> $1=$ the L2 comparator is enabled for the CMP_IN comparator. <br> $0=$ the L2 comparator is disabled for the CMP_IN comparator. |

## Second Comparator Configuration (CCFG2)—Register 0x1C

Table 66. CCFG2 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| FILT2 |  | FORCE_RD2 | L3_OUT2 | L2_OUT2 | L3_EN2 | L2_EN2 |

Table 67. Bit Descriptions for the CCFG2 Register

| Bit Name | Bit No. | Description |
| :---: | :---: | :---: |
| FILT2 | 7:5 | Filter setting for the CMP_IN2 light sensor. $\begin{aligned} & 000=80 \mathrm{~ms} \\ & 001=160 \mathrm{~ms} \\ & 010=320 \mathrm{~ms} . \\ & 011=640 \mathrm{~ms} \\ & 100=1280 \mathrm{~ms} \\ & 101=2560 \mathrm{~ms} \\ & 110=5120 \mathrm{~ms} . \\ & 111=10,240 \mathrm{~ms} . \end{aligned}$ |
| FORCE_RD2 | 4 | Force a read of the CMP_IN2 light sensor while independent sinks are running, but the backlight is not. Reset by chip after the conversion is complete and L2_OUT and L3_OUT are valid. Ignored if the backlight is enabled. |
| L3_OUT2 | 3 | This bit is the output of the L3 comparator for the second light sensor. |
| L2_OUT2 | 2 | This bit is the output of the L2 comparator for the second light sensor. |
| L3_EN2 | 1 | 1 = the L3 comparator is enabled for the CMP_IN2 comparator. $0=$ the L3 comparator is disabled for the CMP_IN2 comparator. |
| L2_EN2 | 0 | Note that the L3 comparator has priority over L2. <br> $1=$ the L2 comparator is enabled for the CMP_IN2 comparator. <br> $0=$ the L2 comparator is disabled for the CMP_IN2 comparator. |

## Comparator Level 2 Threshold (L2_TRP)—Register 0x1D

Table 68. L2_TRP Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| L2_TRP |  |  |  |  |  |  |  |

Table 69. Bit Descriptions for the L2_TRP Register

| Bit Name | Bit No. | Description |
| :---: | :---: | :---: |
| L2_TRP | 7:0 | Comparator Level 2 threshold. If the comparator input is below L2_TRP, then the comparator trips and the backlight enters Level 2 (office) mode. The following lists the code settings for photosensor current: $\begin{aligned} & 00000000=0 \mu \mathrm{~A} . \\ & 00000001=4.3 \mu \mathrm{~A} . \\ & 00000010=8.6 \mu \mathrm{~A} . \\ & 00000011=12.9 \mu \mathrm{~A} . \end{aligned}$ $11111010=1080 \mu \mathrm{~A} .$ <br> $11111111=1106 \mu \mathrm{~A}$. <br> Although codes above 1111010 (250) are possible, they should not be used. Furthermore, the maximum value of L2_TRP + L2_HYS must not exceed 1111010 (250). |

## Comparator Level 2 Hysteresis (L2_HYS)—Register 0x1E

Table 70. L2_HYS Bit Map

| Bit 7 Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| L2_HYS |  |  |  |  |  |  |  |

Table 71. Bit Descriptions for the L2_HYS Register

| Bit Name | Bit No. | Description |
| :---: | :---: | :---: |
| L2_HYS | 7:0 | Comparator Level 2 hysteresis. If the comparator input is above L2_TRP + L2_HYS, the comparator trips and the backlight enters Level 1 (daylight) mode. The following lists the code settings for photosensor current hysteresis: $\begin{aligned} & 0000000=0 \mu \mathrm{~A} . \\ & 00000001=4.3 \mu \mathrm{~A} . \\ & 00000010=8.6 \mu \mathrm{~A} . \\ & 00000011=12.9 \mu \mathrm{~A} . \end{aligned}$ <br> $11111010=1080 \mu \mathrm{~A}$. <br> $11111111=1106 \mu \mathrm{~A}$. <br> Although codes above 1111010 (250) are possible, they should not be used. Furthermore, the maximum value of L2_TRP + L2_HYS must not exceed 1111010 (250). |

## Comparator Level 3 Threshold (L3_TRP)—Register 0x1F

Table 72. L3_TRP Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| L3_TRP |  |  |  |  |  |  |  |

Table 73. Bit Descriptions for the L3_TRP Register

| Bit Name | Bit No. | Description |
| :---: | :---: | :---: |
| L3_TRP | 7:0 | Comparator Level 3 threshold. If the comparator input is below L3_TRP, the comparator trips and the backlight enters Level 3 (dark) mode. The following lists the code settings for photosensor current: $\begin{aligned} & 0000000=0 \mu \mathrm{~A} . \\ & 0000001=0.54 \mu \mathrm{~A} . \\ & 0000010=1.08 \mu \mathrm{~A} . \\ & 0000011=1.62 \mu \mathrm{~A} . \end{aligned}$ <br> $1111111=137.7 \mu \mathrm{~A}$. |

## Comparator Level 3 Hysteresis (L3_HYS)—Register 0x20

Table 74. L3_HYS Comparator Level 3 Hysteresis Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| L3_HYS |  |  |  |  |  |  |  |

Table 75. Bit Descriptions for the L3_HYS Register

| Bit Name | Bit No. | Description |
| :---: | :---: | :---: |
| L3_HYS | 7:0 | Comparator Level 3 hysteresis. If the comparator input is above L3_TRP + L3_HYS, the comparator trips and the backlight enters Level 2 (office) mode. The following lists the code settings for photosensor current hysteresis: $\begin{aligned} & 0000000=0 \mu \mathrm{~A} . \\ & 0000001=0.54 \mu \mathrm{~A} . \\ & 0000010=1.08 \mu \mathrm{~A} . \\ & 0000011=1.62 \mu \mathrm{~A} . \end{aligned}$ $1111111=137.7 \mu \mathrm{~A} .$ |

## First Phototransistor Register: Low Byte (PH1LEVL)—Register 0x2 1

Table 76. PH1LEVL Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| PH1LEV_LOW |  |  |  |  |  |  |  |

Table 77. Bit Descriptions for the PH1LEVL Register

| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| PH1LEV_LOW | $7: 0$ | 13 -bit conversion value for the first light sensor-low byte (Bit 7 to Bit 0). The value is updated every <br> 80 ms (when the light sensor is enabled). This is a read-only register. |

## ADP8860

## First Phototransistor Register: High Byte (PH1LEVH)—Register 0x22

Table 78. PH1LEVH Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved |  |  |  |  |  |  |  |

Table 79. Bit Descriptions for the PH1LEVH Register

| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| N/A | $7: 5$ | Reserved. |
| PH1LEV_HIGH | $4: 0$ | $13-b i t ~ c o n v e r s i o n ~ v a l u e ~ f o r ~ t h e ~ f i r s t ~ l i g h t ~ s e n s o r-h i g h ~ b y t e ~(B i t ~ 12 ~ t o ~ B i t ~ 8) . ~ T h e ~ v a l u e ~ i s ~ u p d a t e d ~ e v e r y ~$ <br> $80 ~ m s ~(w h e n ~ t h e ~ l i g h t ~ s e n s o r ~ i s ~ e n a b l e d) . ~ T h i s ~ i s ~ a ~ r e a d-o n l y ~ r e g i s t e r . ~$ |

## Second Phototransistor Register: Low Byte (PH2LEVL)—Register 0x23

Table 80. PH2LEVL Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| PH2LEV_LOW |  |  |  |  |  |  |  |

Table 81. Bit Descriptions for the PH2LEVL Register

| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| PH2LEV_LOW | $7: 0$ | 13-bit conversion value for the second light sensor-low byte (Bit 7 to Bit 0 ) The value is updated every 80 ms <br> (when the light sensor is enabled). This is a read-only register. |

## Second Phototransistor Register: High Byte (PH2LEVH)—Register 0x24

Table 82. PH2LEVH Bit Map

| Bit 7 Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Reserved |  |  |  |  |  |  |  |  |  | PH2LEV_HIGH |  |

Table 83. Bit Descriptions for the PH2LEVH Register

| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| N/A | $7: 5$ | Reserved. |
| PH2LEV_HIGH | $4: 0$ | 13 -bit conversion value for the second light sensor-high byte (Bit 12 to Bit 8). The value is updated every <br> 80 ms (when the light sensor is enabled). This is a read-only register. |

## OUTLINE DIMENSIONS


$\forall-z \tau 0 z-t z-\downarrow 0$
Figure 47. 20-Ball Wafer Level Chip Scale Package [WLCSP] (CB-20-6)
Dimensions shown in millimeters


COMPLIANT TO JEDEC STANDARDS MO-220-WGGD-11.
Figure 48. 20-Lead Lead Frame Chip Scale Package [LFCSP]
$4 \mathrm{~mm} \times 4 \mathrm{~mm}$ Body and 0.75 mm Package Height
(CP-20-10)
Dimensions shown in millimeters

ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADP8860ACBZ-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 -Ball WLCSP, Tape and Reel | CB-20-6 |
| ADP8860ACPZ-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 -Lead LFCSP, Tape and Reel | CP-20-10 |
| ADP8860DBCP-EVALZ |  | Evaluation Board |  |

${ }^{1} Z=$ RoHS Compliant Part.


Figure 49. Tape and Reel Orientation for WLCSP Units


Figure 50. Tape and Reel Orientation for LFCSP Units

LifeElectronics
Живое партнерство

Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

Мы предлагаем:

- Конкурентоспособные цены и скидки постоянным клиентам.
- Специальные условия для постоянных клиентов.
- Подбор аналогов.
- Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.
- Приемлемые сроки поставки, возможна ускоренная поставка.
- Доставку товара в любую точку России и стран СНГ.
- Комплексную поставку.
- Работу по проектам и поставку образцов.
- Формирование склада под заказчика.
- Сертификаты соответствия на поставляемую продукцию (по желанию клиента).
- Тестирование поставляемой продукции.
- Поставку компонентов, требующих военную и космическую приемку.
- Входной контроль качества.
- Наличие сертификата ISO.

В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- Регистрацию проекта у производителя компонентов.
- Техническую поддержку проекта.
- Защиту от снятия компонента с производства.
- Оценку стоимости проекта по компонентам.
- Изготовление тестовой платы монтаж и пусконаладочные работы.


> Тел: +7 (812) 3364304 (многоканальный)
> Email: org@lifeelectronics.ru


[^0]:    One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2009-2018 Analog Devices, Inc. All rights reserved. Technical Support

[^1]:    ${ }^{1}$ Current source matching is calculated by dividing the difference between the maximum and minimum current from the sum of the maximum and minimum.
    ${ }^{2} V_{\text {IL }}$ is a function of the input voltage. See Figure 16 in the Typical Performance Characteristics section for typical values over operating ranges.
    ${ }^{3} \mathrm{~V}_{\mathrm{IH}}$ is a function of the input voltage. See Figure 16 in the Typical Performance Characteristics section for typical values over operating ranges.

[^2]:    ${ }^{1}$ When fade in and fade out are disabled, the backlight does not instantaneously fade, but instead, fades rapidly within about 100 ms.

[^3]:    ${ }^{1}$ An independent sink remains on continuously when SCx_EN $=1$ and SCx_OFF is 00 (disabled).
    ${ }^{2}$ To enable multiple independent sinks, set the appropriate SCx_EN bits. To create equivalent blinking and fading sequences, enable all independent sinks in one write cycle. This causes a preprogrammed sequence to start simultaneously.

