

# Cascadable Super Sequencer with Margin Control and Fault Recording

# Data Sheet **[ADM1266](https://www.analog.com/ADM1266?doc=ADM1266.pdf)**

# <span id="page-0-0"></span>**FEATURES**



<span id="page-0-3"></span><span id="page-0-1"></span>**Communications infrastructure Industrial test and measurement**

# <span id="page-0-2"></span>**GENERAL DESCRIPTION**

The ADM1266 Super Sequencer® is a configurable supervisory/ sequencing device that offers a single-chip solution for supply monitoring and sequencing in systems with up to 17 supplies. For systems with more supplies (up to 257), the operation of up to 16 ADM1266 devices can be synchronized through a proprietary 2-wire interface (interdevice bus).

The sequencing engine (SE) monitors the supply fault detectors (SFDs), programmable driver input/outputs (PDIOs), generalpurpose inputs/outputs (GPIOs), and timers, and controls the PDIOs and GPIOs to sequence the supplies up and down as required. The logical core of the device is an ARM® Cortex-M3 microcontroller. The firmware is supplied by Analog Devices, Inc., and all configuration is performed through an intuitive graphic user interface (GUI).

Additionally, the ADM1266 integrates an analog-to-digital converter (ADC) and voltage output digital-to-analog converters (DACs) that can be used to adjust either the feedback node or reference of a dc-to-dc converter to implement a closed-loop, autonomous, margining system.

A block of nonvolatile EEPROM is available to record voltage, time, and fault information when instructed to by the sequencing engine configuration.



# **FUNCTIONAL BLOCK DIAGRAM**

#### *Figure 1.*

#### **Rev. B [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADM1266.pdf&product=ADM1266&rev=B)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.**<br>Trademarks and registered trademarks are the property of their respective owners. **Trademarks and registered trademarks are the property of their respective owners.**

# **TABLE OF CONTENTS**





# Data Sheet **[ADM1266](https://www.analog.com/ADM1266?doc=ADM1266.pdf)**



# Ordering Guide [...63](#page-62-1)

# <span id="page-2-0"></span>**REVISION HISTORY**

# **7/2019—Rev. A to Rev. B**





# **8/2018—Rev. 0 to Rev. A**



**5/2018—Revision 0: Initial Version**

<span id="page-3-0"></span>

*Figure 2.*

# <span id="page-4-0"></span>**SPECIFICATIONS**

T<sub>J</sub> = 0°C to +85°C, VH1 and VH2 > 3 V, unless otherwise noted. Accuracy (%) = (measured voltage − applied voltage) × 100/applied voltage.



T<sub>J</sub> = −40°C to +85°C, VH1 and VH2 > 3 V, unless otherwise noted. Accuracy (%) = (measured voltage – applied voltage) × 100/applied voltage.



T<sub>J</sub> = −40°C to +105°C, VH1 and VH2 > 3 V, unless otherwise noted. Accuracy (%) = (measured voltage – applied voltage) × 100/applied voltage.



T<sub>J</sub> =  $-40^{\circ}$ C to +105°C, VH1 and VH2 > 3 V, unless otherwise noted.

## **Table 4.**



# Data Sheet







T $_J$  = −40°C to +85°C, VH1 and VH2 > 3 V, unless otherwise noted.

# **Table 5.**



<sup>1</sup> Endurance is qualified as per JEDEC Standard 22, Method A117.

<sup>2</sup> Retention lifetime equivalent at junction temperature (T $_J$ ) = 85°C as per JEDEC Standard 22, Method A117. Retention lifetime derates with junction temperature.

 $^3$  For temperatures above 85°C. Refer to th[e Refresh](#page-26-4) section an[d Acceleration Factor](#page-26-6) section.

# <span id="page-10-0"></span>ABSOLUTE MAXIMUM RATINGS

#### **Table 6.**



<sup>1</sup> See th[e Acceleration Factor](#page-26-6) section.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

# <span id="page-10-1"></span>**THERMAL RESISTANCE**

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 $\theta_{IA}$  is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure. The thermal resistance values specified i[n Table 7](#page-10-3) are calculated based on JEDEC specs and must be used in compliance with JESD51-12.

#### <span id="page-10-3"></span>**Table 7. Thermal Resistance1**



<sup>1</sup> The values i[n Table 7](#page-10-3) are calculated based on standard JEDEC test conditions, unless otherwise specified

<sup>2</sup> θ<sub>JA</sub> is simulated using a 2S2P PCB with 49 standard JEDEC vias.<br><sup>3</sup> For the θ<sub>JC\_BOTTOM</sub> test, 100 μm TIM is used. TIM is assumed to have 3.6 W/mK.

 $30^4$  θ<sub>JC\_BOTTOM</sub> is simulated using a 1S0P PCB with 49 standard JEDEC vias.

#### <span id="page-10-2"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# <span id="page-11-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



*Figure 3. Pin Configuration*

#### **Table 8. Pin Function De[scription](#page-12-0)s**



# <span id="page-12-0"></span>Data Sheet **ADM1266**



<sup>1</sup> Connect all unused pins to GND.

# <span id="page-13-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS



*Figure 4. VH1/VH2 Current vs. VH1/VH2 Voltage with a 42 mA Load on AVDD\_CAP*



*Figure 5. Relative Accuracy of VHx Pins with 16x Averaging (%) Across the Supply Fault Detector Range*



*Figure 6. Relative Accuracy of VPx Pins with 16× Averaging (%) Across the Supply Fault Detector Range*

# <span id="page-14-1"></span><span id="page-14-0"></span>THEORY OF OPERATION **POWERING THE ADM1266**

The ADM1266 is powered from the highest voltage input on VH1 or VH2. This technique, called supply arbitration, offers improved redundancy because the device is not dependent on any one particular voltage rail to keep it operational. The AVDD\_CAP arbitrator on the device chooses the supply to use. The arbitrator can be considered an OR'ing of two LDO regulators together. A supply comparator chooses the highest input to provide the on-chip supply. It is not recommended to connect both VH1 and VH2 to the same voltage levels because the ripple on the two voltages may cause the arbitrator circuit to constantly toggle. This architecture has minimal voltage drop, resulting in the ability to power the ADM1266 from a supply as low as 3 V. A 10  $\mu$ F bypass capacitor and 0.1 µF decoupling capacitors are needed on both the VH1 and VH2 pins. Additionally, these capacitors ensure a successful arbitration when switching from VH1 to VH2 and vice versa. In a system with multiple ADM1266 devices, it is important that all the devices are powered from the same voltage rail.

An external capacitor from AVDD\_CAP to GND is required to decouple the on-chip supply from noise, as shown i[n Figure 7.](#page-14-2) The capacitor has another use during brownouts (momentary loss of power). Under these conditions, when all the input supplies (VHx pins) fall below AVDD\_CAP, the LDO regulators immediately turn off so that the VHx power supply does not pull AVDD\_CAP down. The AVDD\_CAP capacitor can then act as a reservoir to keep the ADM1266 active until the next highest supply takes over the powering of the device. A capacitor with a minimum value of 68 µF is recommended for this reservoir/decoupling function.

If all supplies fail, the value of the AVDD\_CAP capacitor can be increased if it is necessary to guarantee that a complete fault record is written into EEPROM.

The VHx input pins can accommodate supplies of up to 15 V, which allows the ADM1266 to be powered using a 12 V backplane supply. In cases where this 12 V supply is hot swapped, it is recommended that the ADM1266 not be connected directly to the supply. Take suitable precautions, such as the use of a hot swap controller or RC filter network, to protect the device from transients that may cause damage during hot swap events.

When two or more supplies are within the VH1/VH2 arbitration hysteresis value of each other, the supply that first takes control of AVDD\_CAP keeps control. For example, if VH1 is connected to a 5.0 V supply, AVDD\_CAP powers up to 3.3 V (typical) through VH1. If VH2 is then connected to another 5.0 V supply, VH1 still powers the device, unless VH2 goes approximately 317 mV higher than VH1.



<span id="page-14-2"></span>During power-up, the ADM1266 checks the main boot loader, the main firmware, the main configuration, and the backup configuration to ensure that the data in these sections is correct. If multiple devices are connected on the same IDB, all the devices individually check the main and backup configurations and send this information back to the master. Then, the master decides to run the correct configuration. The boot up time from VH1 or VH2 crossing 3 V to the device ready to execute State 1 varies based on the size of the configuration. On the top right corner of the GUI, an icon displays the size of the configuration memory in a percentage. Use this percentage in the following equation to calculate the boot up time:

*Typical Boot Up Time* (ms) = 1.142 × *Percentage* + 192 For example, if 27% of the memory is used, then,

*Boot Up Time* = 1.142 × 27 +192

*Boot Up Time* = 223 ms



*Figure 8. GUI Icon Showing Configuration Memory Size*

# <span id="page-15-0"></span>**INPUTS**

# *Supply Fault Detectors*

The ADM1266 has 17 programmable supply fault detector (SFD) inputs. These dedicated inputs are labeled VHx (VH1 to VH4) and VPx (VP1 to VP13). The ADM1266 is also capable of making precision differential voltage measurements on the VPx pins (the exception is that VP13 cannot be used for differential measurements). One differential measurement requires two VPx pins. The odd numbered VPx pin (for example, VP1) must always be the greater voltage. The next corresponding even number VPx pin (for example, VP2) is used for that differential measurement. Both differential VPx pins must have the same input range selections. The SFD for the odd numbered VPx pin responds to the differential measurement[. Figure 9](#page-15-1) shows the arrangement of the pins. Each SFD input can be configured to detect an undervoltage (UV) fault (the input voltage drops below a preprogrammed value), or an overvoltage (OV) fault (the input voltage rises above a preprogrammed value). A programmable (up to 100 µs) glitch filter allows the user to remove any spurious transitions such as supply bounce at turn on.



<span id="page-15-1"></span>*Figure 9. Supply Fault Detectors*

The voltage range limits for threshold settings are

- 0.4 V to 1.0 V
- 0.75 V to 1.875 V
- 1.5 V to 3.75 V
- 2.0 V to 5.0 V (VPx pins only)
- 3.0 V to 7.5 V (VHx pins only)
- 6.0 V to 15.0 V (VHx pins only)

When connecting directly to the voltage source, a 100  $\Omega$  resistor in series is recommended to avoid any latch-ups on the VHx and VPx pins. VH1 and VH2 are supply pins and do not need the 100 Ω resistor in series.

#### *Input Comparator Hysteresis*

The UV and OV comparators shown i[n Figure 9](#page-15-1) are always monitoring and sensing the voltage on VHx and VPx. To avoid chatter (multiple transitions when the input is very close to the set threshold level), these comparators have digitally programmable hysteresis. The hysteresis is added after a supply voltage goes out of tolerance. Therefore, the user can program the amount above the UV threshold to which the input must rise before a UV fault is deasserted. Similarly, the user can program the amount below the OV threshold to which an input must fall before an OV fault is deasserted.

#### *Glitch Filter*

The ADM1266 has a dedicated digital glitch filter at the output of each comparator. For the fault to trigger, the comparator must remain set for the time greater than the programmed glitch filter time. This time can be programmed from 2 µs to 100 µs and is used for filtering any transient noises that may occur on the VHx and VPx pins.

#### *Using External Resistor Dividers*

External resistor dividers can be used to sense higher voltages or to achieve higher accuracy. When using an external resistor divider, select the 0.4 V to 1 V high impedance range on the VPx pins. It is recommended that the resistor divider be sized such that, under nominal conditions, there is 0.7 V at the VPx pinsto provide the highest range for the OV and UV settings.

The size of the external resistor divider can be input into the device using the VOUT\_SCALE\_MONITOR command (Register 0x2A).

#### *Warnings*

The UV and OV warnings are generated by comparing the VOUT\_OV\_WARN\_LIMIT (Register 0x42) and (Register 0x43) VOUT\_UV\_WARN\_LIMIT with the reading from the ADC. Because the ADC round robin time is 5 ms, the maximum delay from the warning occurring to the device detecting it is 5 ms.

Warnings are not sent to the sequence engine and cannot be used to trigger events in the state machine. Instead, the warnings are sent to the logic block and can be used to assert/deassert PDIOs and GPIOs.

15579-004

5579-004

# *Threshold Settings*

The UV and OV thresholds are set using the commands i[n Table 9.](#page-16-1)

<span id="page-16-1"></span>



## *Voltage Readback and Status*

The ADM1266 has an on-board, 12-bit accurate ADC for voltage readback over the PMBus using the READ\_VOUT command (Register 0x8B). Inputs to the ADC consist of the 17 SFD inputs (VHx and VPx pins). The inputs to the ADC come from the back of the input attenuators on the VPx and VHx pins, as shown in [Figure 9.](#page-15-1)

Supplies can also be connected to the input pins purely for ADC readback, even though these pins may go above the expected supervisory range limits (but not above the absolute maximum ratings on these pins). For example, a 1.5 V supply connected to the VP1 pin on the lowest range (0.4 V to 1.0 V) can be correctly read out as on the ADC, but it always sits above any supervisory limits that can be set on that pin.

# *Voltage Trimming*

Use the VOUT\_TRIM PMBus command (Register 0x22) to add an additional offset trim to all the threshold settings and for voltage readback. This command can be used to remove any inaccuracies generated by the external components.

# <span id="page-16-0"></span>**PROGRAMMABLE DRIVER INPUT/OUTPUTS**

# *Supply Sequencing Through Configurable Output Drivers*

The programmable driver input/output (PDIOx) pins are typically used to drive logic enables on external supplies or as digital inputs into the sequencing engine. The sequence in which the PDIOx pins are asserted (and, therefore, the supplies are turned on) is controlled by the SE firmware. The SE determines the action that is taken with the PDIOx pins, based on the condition of the ADM1266 inputs. Therefore, the PDIOx pins can be set up to assert when the SFDs are in tolerance and no faults are received from any of the inputs of the device.

The PDIOx pins can also be used to provide a power-good signal, when all the SFDs are in tolerance, or a reset output if one of the

SFDs goes out of specification (this power-good signal can be used as a status signal for a DSP, FPGA, or other microcontroller). The open-drain nature of the PDIOx pins also allows them to be used to drive status LEDs.

The output stage of the PDIOx pins has programmable pull-up and pull-down options. The PDIOx pins can be programmed as follows:

- Push/pull to AVDD\_CAP. When using a PDIOx pin in a push/pull configuration, a 20 kΩ resistor in series is recommended to limit the current drawn from the PDIOx pin.
- Open drain with an internal 20 kΩ pull-up resistor to AVDD\_CAP.
- Open drain with an external pull-up resistor up to 20 V.
- Open source with an internal 20 k $\Omega$  pull-down resistor to GND.
- Open source with external pull-down resistor to GND.
- High-Z.
- Internal 20 kΩ pull-up resistor to AVDD\_CAP.
- Internal 20 kΩ pull-down resistor to GND.



*Figure 10. Programmable Driver Input/Output*

# *Default Output Configuration*

All of the internal registers in an unprogrammed ADM1266 device from the factory are set to 0. Because of this default setting, the PDIOx pins are pulled to GND by a weak (20 k $\Omega$ ), on-chip, pull-down resistor.

As the input supply to the ADM1266 ramps up on VHx, all PDIOx pins behave as follows:

- Input supply  $= 0$  V to 1.5 V. The PDIOx pins are high impedance.
- Input supply  $= 1.5$  V to 2.7 V. The PDIOx pins are pulled to GND by a weak (20 k $\Omega$ ), on-chip, pull-down resistor.
- Supply > 2.7 V. Factory programmed devices continue to pull all PDIOx pinsto GND by a weak (20 kΩ), on-chip, pull-down resistor. Programmed devices download current EEPROM configuration data, and the programmed setup is latched. The PDIOx pin then goes to the state demanded by the configuration. This configuration provides a known condition for the PDIOx pins during power-up. If the pin is configured to output, after downloading the configuration and before the sequence is run, the ADM1266 senses the voltage on the pin and drives the pin to the same level as the voltage sensed on the pin.

The internal pull-down resistor can be overdriven with an external pull-up resistor of suitable value tied from the PDIOx pin to the required pull-up voltage. The 20 kΩ resistor must be accounted for when calculating a suitable value. For example, if PDIOx must be pulled up to 3.3 V, and 5 V is available as an external supply, the pull-up resistor  $(R_{UP})$  value is given by

3.3 V =  $5$  V  $\times$  20 k $\Omega/(R_{UP} + 20$  k $\Omega)$ 

Therefore,  $R_{UP} = (100 \text{ k}\Omega - 66 \text{ k}\Omega)/3.3 \text{ V} = 10 \text{ k}\Omega$ .

## *PDIOx as Inputs*

The PDIOx pins can be configured as inputs to trigger the sequence engine and cause events in the state machine. The PDIOx pins can also be used as inputs to the logic block. They have a dedicated glitch filter that filters out any transient noises on the signals. The glitch filter can be programmed to values from 500 ns to 100 µs.

Additionally, these pins can be configured as inputs and outputs at the same time, which is particularly useful for multiple devices monitoring and controlling the same signal.

# <span id="page-17-0"></span>**GENERAL-PURPOSE INPUT/OUTPUTS**

There are nine dedicated pins that serve as GPIOs. Each pin can be configured as an input, an output, or both. The GPIOs have no internal glitch filter. The default start-up condition of the GPIOs is high impedance.



*Figure 11. GPIOs*

In input only mode, the GPIOs can be used to trigger an action in the sequence engine, or as inputs to logic block.

In output only mode, the GPIO pins can be configured in a push/pull configuration or as an open drain with an external pull-up resistor. In push/pull mode, the GPIOs are internally pulled up to 3.3 V. When using a GPIOx pin in a push/pull configuration, a 20 k $\Omega$  resistor in series is recommended to limit the current drawn from the GPIOx pin. In open-drain configuration, the GPIOs are pulled up using an external resistor up to 3.3 V. The output status of the GPIOs can be driven from the sequence engine or logic block.

The GPIOs in output mode can be used as a power-good or fault signal.

In input/output mode, the GPIOs can only be configured in open-drain configuration with an external pull-up resistor. In this mode, multiple GPIOs across several devices are OR'ed together to create a signal.

When disabled, the GPIOx pin is high impedance.

The GPIOs are configured using the GPIO\_CONFIGURATION command (Register 0xE1).

# <span id="page-18-0"></span>SEQUENCING ENGINE (SE) **OVERVIEW**

<span id="page-18-1"></span>The ADM1266 SE provides the user with powerful and flexible control for sequencing multiple power rails. The SE implements state machine control of the PDIOx and GPIOx outputs, with state changes conditional on input events driven by VHx, VPx, PDIO, GPIOs, timers, and variables. The SE programs can enable complex control of boards such as power-up and powerdown sequence control, fault event handling, and interrupt generation.

# <span id="page-18-2"></span>**POWER-UP AND STATE 0**

After the EEPROM data is downloaded, the ARM controller starts execution of the core sequencer and transitions to the following tasks, including but not limited to

- Performing a roll call of all ADM1266 devices present if more than 16 voltage rails are sequenced using more than one ADM1266 device.
- Checking the CRC status of the main and backup configurations of all devices.
- Synchronization of the black box ID between multiple ADM1266 devices.
- Waiting for a ready signal from all ADM1266 devices on the IDB bus to enter State 1.

If a fault is present in any of these tasks, the SE halts and terminates immediately. A power cycle or software reset using GO\_COMMAND (Register 0xD8) can restart the sequence engine.

If all the operations of State 0 are successful, the device enters State 1 where sequencing beings.

# <span id="page-18-3"></span>**STATE SECTIONS**

To maintain maximum flexibility and ease of use, the SE is divided into two sections: enter actions and loop actions.

# *Enter Actions*

The enter actions section consists of actions that are used to initialize the system or a state. Examples range from starting a timer to setting a PDIO. The actions programmed in this subsection are executed only once before entering loop actions.

## *Loop Actions*

In the loop actions section, the SE provides monitoring and adjustment functions. After executing the enter actions, the ADM1266 transitions and executes the actions in the loop actions section. The device continues to execute these actions in a loop, until it encounters a go to action. When the device encounters a go to action, the device aborts the rest of the actions in the loop actions and proceeds to the next state.

Whenever an interrupt is generated because of a fault or a logic change, the SE is triggered to go to the first action in the loop actions section and starts executing the actions. By ordering the different actions in the loop actions, the user can set a priority on when the actions are executed to minimize any delays.

# <span id="page-18-4"></span>**ACTION TYPES**

The user can configure multiple actions. These actions are broadly classified into three categories: set actions, monitor actions, and special actions.

## *Set Actions*

Set actions set the output of a PDIO or GPIO. These actions can also be used to set or reset variables and timers. These actions can be configured in the enter actions and loop actions sections of the state.

## *Monitor Actions*

The fault monitoring action types are used to read the status of the VHx, VPx, PDIOx, and GPIOx pins. The monitoring function is extended to include the monitoring of the status of variables and timers as well. The individual status is compared to a threshold to determine the outcome of the action as true or false. When the outcome is determined, an action is undertaken.

To expand on the flexibility of the sequence engine over multiple rails, the user is allowed to program and monitor any logical combination of rails, timers, PDIO, and GPIOs to create a fault state.

# *Special Actions*

Two special actions are available in the ADM1266. Use the go to action to proceed to a preprogrammed state of the SE. Use the black box action type to capture a snapshot of the status of all the pins and write it to the EEPROM. Refer to the [Black Box](#page-22-0)  [\(EEPROM\) Fault Recording](#page-22-0) section for more details.

# <span id="page-18-5"></span>**PARALLEL OPERATION AND INTERDEVICE BUS**

If more than 16 rails are to be sequenced, multiple ADM1266 devices can be connected in parallel. Communication between the ADM1266 devices is facilitated by the IDB that operates at 1 MHz maximum, and follows the I2 C protocol. The IDB is a private bus and sends Analog Devices proprietary messages. A maximum of 16 ADM1266 devices can be connected on the IDB. One device is configured as a master, and the other devices are configured as slaves. All the slaves communicate their current status back to the master; the master, based on the user configuration and the status of all the devices, broadcasts to all the slaves the new state that they need to go to.

# <span id="page-19-0"></span>**STATES**

The user can configure up to 1023 states to form their desired state machine. The user can create their virtual state machine using the Analog Devices [Power Studio™](http://www.analog.com/ADM1266?doc=ADM1266.pdf) software. If there is only one device, the virtual state machine and the state machine configured in the device are identical. If multiple devices are connected together, the software compiles the virtual state machine and programs each device with the corresponding state machine and IDB messages. This procedure is transparent to the user, meaning that the user does not need to individually create a state machine for each ADM1266 device. After the user creates the virtual state machine in the software, the software automatically creates the corresponding state machine for each device.

For example, the user creates a virtual state machine in the software consisting of 20 states. For a single device, the device has 20 states. For multiple devices, each device has 20 states. All the devices move through the different states in synchronization and work in parallel.

# *Breakpoints and Debug Mode*

During development, the user can set the ADM1266 to be in debug mode. The user can set breakpoints for each of the 1023 states as desired. When the ADM1266 enters a state, if the breakpoint for the state is enabled, the SE pauses at the start of the state. The SE can resume by sending a start message using GO\_COMMAND (Register 0xD8). When resuming, the SE executes the actions in that state, which is helpful in pausing the SE at the desired breakpoints without modifying the configured state machine. In normal mode, the breakpoints are ignored.

#### *Stop, Start, and Reset*

At any point, GO\_COMMAND (Register 0xD8) can be issued to the ADM1266 to start or stop the SE. This command can also be used to reset the state machine to State 0. By default at power-up, the SE is in start mode and does not need a start command. If multiple devices are connected, GO\_COMMAND (Register 0xD8) must be sent to all the devices as part of the group command protocol.

# <span id="page-20-1"></span><span id="page-20-0"></span>SUPPLY MARGINING **OVERVIEW**

Due to tolerances of circuit components, input voltage ranges, and variations in reference voltages, load, and temperature, for example, the output voltage of the dc-to-dc converter deviates from the nominal setpoint value. The worst case conditions need to be simulated on the power supply during manufacturing and production, and the corner conditions can be measured to check for an out-of-limit condition. Additionally, the accuracy of the output voltage is also a critical factor for some applications and must be tightly maintained when the tolerance of the output voltage resistive divider is large (se[e Figure 12\)](#page-20-2).

The procedure of ensuring this output voltage regulation is called margining (or voltage margining). This voltage margining is accomplished by the use of an on-chip DAC that pulls up/down the feedback node of the error amplifier of the power controller. A typical application circuit for margining is shown i[n Figure 12.](#page-20-2) Using nodal analysis and basic circuit theory, modifying the feedback node changes the output voltage and, typically, there is an inversely proportional relationship between the output of the DAC and the output voltage.

Because the ADM1266 has nine internal DACs, margining is possible on nine rails.



*Figure 12. Typical Application Circuit for Margining* 

<span id="page-20-2"></span>Margining can be performed two ways: open-loop margining and closed-loop margining.

The margining is actuated by a DAC and a series resistor that are connected to the feedback node of the power supply controller (see [Figure 12\)](#page-20-2). The equivalent change in output voltage can be determined by the following equations:

$$
\frac{V_{DAC} - V_{FB}}{R3} + \frac{V_{FB}}{R2} = \frac{V_{OUT} - V_{FB}}{R1}
$$
 (1)

$$
V_{FB} = V_{OUT} \times \frac{R2}{R1 + R2} \tag{2}
$$

Subtracting the two equations yields

$$
\Delta V_{OUT} = \frac{R1}{R3} (V_{FB} - V_{DAC})
$$





*Open-Loop Margining*

In open-loop margining, the user has direct access to the internal DACs. The DAC forces a voltage on the feedback node of the power controller, which causes a deviation in the output voltage. Typical values for this test are ±1%, ±2.5%, ±5%, ±7.5%, and ±10% of the nominal output voltage. The user can program up to 16 preset values, and can use a pointer command to instruct the device regarding the value that must be loaded into the DAC. Both the preset values and the value of the pointer can be saved into the memory. At power-up, the device downloads the settings and configures the DAC automatically.

# <span id="page-20-3"></span>*Closed-Loop Margining*

Closed-loop margining is the preferred method of margining. It determines the ability of the power supply to regulate the output under extreme corner conditions. It is recommended to use the [Power Studio](http://www.analog.com/ADM1266?doc=ADM1266.pdf) software because it provides all related calculations for resistors and parameters for this feature.

The ADM1266 uses the *PMBus Power System Management Protocol Specification* (Revision 1.2, September 6, 2010) command set that offers the margining commands through the following commands:

- OPERATION (Register 0x01)
- VOUT\_MARGIN\_HIGH (Register 0x25)
- VOUT\_MARGIN\_LOW (Register 0x26)
- VOUT\_SCALE\_LOOP (Register 0x29)
- VOUT\_COMMAND (Register 0x21)
- VOUT\_MARGIN\_LOOP (Register 0xDA)
- MARGIN\_CONFIGURATION (Register 0xDB)

These commands enable margining, position the output voltage at either the high or low value, monitor the feedback node, and set the ratio of R1 and R3.

<span id="page-21-0"></span>

<span id="page-21-1"></span>[Figure 13](#page-21-0) an[d Figure 14](#page-21-1) show examples of margining. When margining is turned off, the DAC returns the output voltage to the nominal level at the transition rate (0xDB) and then enters a high-Z state.

To enable a smooth start of the margining process, the ADM1266 uses a smart connect mode. Smart connect mode calculates the DAC code that is equal to the feedback node such that there is no current flowing in Resistor R3 (se[e Figure 12\)](#page-20-2). Smart connect mode prevents any sudden glitches in the output voltage. Following smart connect mode, the DAC code is changed as per the margin command.

The closed-loop margining process differs from open-loop margining with the following differences:

- The DAC is continuously repositioned until the 16 averages of the high accuracy ADC monitoring the output rail result in a value that equals the VOUT\_MARGIN\_x command. This repositioning ensures that the output voltage does indeed reach the command value. The output voltage is sampled using the ADC at a rate of 5 ms. Therefore, 16 average readings complete in approximately 80 ms.
- Whenever a margin command is issued, the DAC changes its output based on the rate programmed in Register 0xDB. Therefore, the output of the power supply rail also transitions at this rate. All the DACs are controlled using the same rate.

During the closed-loop margining process, the UV and OV faults are active and take the appropriate programmed action. The DAC is disabled (high-Z state) immediately and does not perform a soft disconnect.

# **One Shot Mode and Continuous Mode**

The ADM1266 offers two modes of operation in closed-loop margining: one shot and continuous mode.

In one shot mode, the process of closed-loop margining (see the [Closed-Loop Margining](#page-20-3) section) occurs once, that is, the DAC changes the output voltage as per the margin command and remains fixed, and no further changes in the DAC output are allowed. In continuous mode, this process occurs continuously. In one shot mode, a new margin command must be issued to change the DAC output.

Continuous mode can be used for increasing the accuracy of a power supply that suffers from wide tolerances in component or reference voltage levels. Use this method when the ADC accuracy is greater than the accuracy of the external components.

The [Power Studio](http://www.analog.com/ADM1266?doc=ADM1266.pdf) software provides all the extensive configurations, from selecting the DAC range to margining commands.

# **Closed-Loop Margining Enable Timings**

If the rail is in steady state and the ADM1266 receives the operation command to go from the margin being off to the servo VOUT\_COMMAND (margin high or margin low), the ADM1266 enables closed-loop margining. The ADM1266 also performs the smart connection, waiting 5 ms for an updated ADC reading before starting the ramp to obtain the desired voltage level.

If the rail is in a steady state and the ADM1266 receives the operation command to go from the servo VOUT\_COMMAND to margin high (margin low or margin off), the ADM1266 immediately starts the ramp to obtain the desired voltage level. This process is also true when the starting point is margin high or margin low.

If the device is programmed to wake up and immediately start to the servo VOUT\_COMMAND (margin high or margin low), the ADM1266 enables the rail. After the rail clears the UV threshold, the ADM1266 enables closed-loop margining and performs smart connect after 20 ms to 25 ms. Then, the ADM1266 waits 5 ms to obtain an updated ADC reading and starts the ramp to obtain the desired voltage level.

# <span id="page-22-0"></span>BLACK BOX (EEPROM) FAULT RECORDING

The ADM1266 has a configurable black box feature. Using this feature, the device is capable of recording to nonvolatile flash memory the vital data about the system status that caused the system to perform a black box write.

# <span id="page-22-1"></span>**BLACK BOX WRITES WHEN EXTERNAL SUPPLY IS POWERING DOWN**

When all the input supplies fail, the state machine can be programmed to trigger a write into the black box flash. Provided that the AVDD\_CAP voltage remains above 3.0 V during the memory write, the entire fault record is written to the EEPROM. To ensure a complete black box write, it is recommended to place a capacitor of at least 68 μF on the AVDD\_CAP pin.

# <span id="page-22-2"></span>**TRIGGERING A BLACK BOX WRITE**

Black box information can be captured in the loop action or enter action of a state, when the black box action is triggered.

If the black box action is triggered in the loop action, the device takes a snapshot immediately and writes it to the flash memory at the end of the enter actions of the next state.

If the black box action is triggered in the enter actions, the device takes a snapshot immediately and writes it at the end of the enter actions of the same state.

When multiple ADM1266 devices are connected though the IDB, a black box write trigger in each device initiates a black box write to ensure that the status of the entire system is captured. Each black box record has a unique ID that is the same across all the devices, which enables combining information together from multiple devices.

# <span id="page-22-3"></span>**BLACK BOX RECORD MODE**

There are two types of black box record mode: single mode and cyclic mode. Four pages of flash memory are reserved for a single mode black box record, and five pages of flash memory for cyclic mode. Each black box record has 64 bytes. The black box mode can be changed without power cycling the device.

# **Single Mode**

In single mode, the black box can write up to 32 fault records. When the 32 records are filled, the ADM1266 black box does not write anymore until the records are erased. Single mode is useful for keeping the initial fault records and preventing them from being overwritten.

# **Cyclic Mode**

In cyclic mode, the black box operates in a circular recording mode, and after writing the eighth record of any page, the next page is automatically erased to allow continuous black box recording. In cyclic mode, there can be up to 32 records at a time. Cyclic mode is useful to keep the most recent black box information.

# <span id="page-22-4"></span>**POWER-UP COUNTER**

The power-up counter in the ADM1266 keeps a record of the number of times the ADM1266 has been powered up. It is stored in nonvolatile memory. The power-up counter is 2 bytes and has a maximum count up to 65,535 power cycles. The counter increments automatically at every power cycle of ADM1266 and cannot be reset by the user.

# <span id="page-22-5"></span>**BLACK BOX WRITE TIME**

Writing 4 bytes of data to the flash memory takes 46 μs, and each fault record has 64 bytes of data. The total time taken to write one fault record is approximately 736 μs.

# <span id="page-22-6"></span>**BLACK BOX CONTENTS**

The total number of black box records in the device can be read from the record count byte of the BLACKBOX\_INFORMATION register. The index of the last record that was written to the black box is pointed by the logic index byte of the BLACKBOX\_ INFORMATION register. The value is only valid when the record count is greater than zero.

The last black box record number can be read back by the READ\_BLACKBOX register.

The black box record data can be read by READ\_BLACKBOX. The record number and the last record index can be read back by BLACKBOX\_INFORMATION.

# <span id="page-23-0"></span>TIME STAMPING

In the black box records, there is an option to save the time of the black box write, which is beneficial in tracking the time of the failures. ADM1266 has a real-time counter (RTC) that keeps track of time. The RTC is reset to zero when ADM1266 is powered down.

The RTC can be used in two ways. The RTC can be used to measure the time elapsed since the last time the ADM1266 was powered up, which is helpful in determining how much time passed when the system failed after powering up.

In a system, the host controller can send the UNIX® time to the ADM1266. If a UNIX time is received, the RTC can be used as a reference to start counting from the UNIX time. When the UNIX time is set, the device increments from this time and uses it in black box records to convert to real time. The UNIX time must be set every time the ADM1266 powers up, because the RTC resets at power-down.

# <span id="page-23-1"></span>**SETTING UNIX TIME USING SET\_RTC**

The SET\_RTC register consist of six bytes that can be used to set the time elapsed since January 1, 1970, according to the UNIX time system. Each LSB represents  $1/(2^{16})$  s. In a system where multiple ADM1266 devices are connected together, use the SYNC pin to synchronize the time counter between all ADM1266 devices.

# <span id="page-23-2"></span>**INTERNAL OSCILLATOR**

The internal oscillator in ADM1266 can be used for RTC where the accuracy of time stamping is not critical. If the RTC is used for the UNIX time with the internal oscillator, it is recommended that the system host frequently send the time stamp to the ADM1266 to synchronize the UNIX time and reduce the time from drifting.

# <span id="page-23-3"></span>**EXTERNAL OSCILLATOR**

In an application where accurate time stamping is required, it is recommended to use an external 32,768 Hz crystal to generate a time base for the RTC. An external crystal is connected to the ADM1266 using the XTAL1 and XTAL2 pins. In a system with multiple ADM1266 devices, only one crystal is required.

# <span id="page-23-4"></span>**MULTIPLE DEVICE TIME STAMPING**

In a system where multiple ADM1266 devices are connected and an external crystal is used, connect the SYNC pins so that the RTC is using the same oscillator across all devices. This configuration minimizes drift in time between devices caused by variation in oscillating frequency, and requires one external crystal. Configure the SYNC pin of the device with the external crystal connected as an output, and the SYNC pin of the other devices as an input. The SYNC pin configuration can be set using the GPIO\_SYNC\_CONFIGURATION (Register 0xE1).

In a multiple device system, the real time can be set by sending the UNIX time to the SET\_RTC register of only one device. The time is broadcast to the other devices in the system using the IDB to ensure that all the devices have the same real time.



Figure 15. Setting Up Time Stamping in a Multidevice Setup

# <span id="page-24-0"></span>SYSTEM LOGIC BLOCK

The ADM1266 features a user configurable combinational logic block. The input to the logic block can be the status of VHx, VPx, a GPIO, or PDIO, and the output sets the PDIOs or GPIOs.

The logic block operates independent of the SE and margining block. The logic block has lower priority than the SE. As a result, if the sequencing engine is busy running a sequence, the output of the logic blocks is delayed until completion of the present task.

The logic function consists of five core logic elements: AND, OR, NAND, NOR, and NOT. Multiple logic elements can be cascaded to achieve any user defined logic combination.

The inputs to the logic gates can be a combination of PDIOs, GPIOs, VHx/VPx warnings, VHx/VPx faults, and the output of other logic gates.

The output of the logic gates can be used to drive the GPIOs, PDIOs, or the input of other logic gates.

In a multiple device system, the inputs and outputs from multiple devices cannot be used in the same logic block because the logic function block does not use the IDB. The output of logic function from one ADM1266 device can be propagated to another by using a GPIO or PDIO.

The maximum number of inputs to a logic element or a cascaded logic element is 256.

The logic is configured using the manufacture specific command, LOGIC\_CONFIGURATION (Register 0xE0). It is recommended to use the [Power Studio](http://www.analog.com/ADM1266?doc=ADM1266.pdf) software for programming the logic blocks to the specifications of the user.

For example, in a system with three voltage rails, UV or OV warning status of each rail can be logically OR'ed together to set a single status signal.

# <span id="page-25-0"></span>PASSWORD PROTECTION

Specific commands are password protected to avoid unintended modification of the firmware, sequence, and project configuration data in the ADM1266. These commands must be unlocked only when updating the firmware, sequence, and project configuration data[. Table 11](#page-25-4) shows the list of password protected commands. It is not required to unlock the device for regular operation. The password is 16 bytes, and for the default password, those 16 bytes are all 0xFF.



## <span id="page-25-4"></span>**Table 11. Password Protected Commands**

# <span id="page-25-1"></span>**UNLOCKING THE DEVICE**

The ADM1266 can be unlocked by performing two consecutives writes of the correct password to the FW\_PASSWORD command (Register 0xFD). The block write command for unlocking the device is shown i[n Figure 16.](#page-25-5)

The unlock status can be confirmed by the PART\_LOCKED bit of the STATUS\_MFR\_SPECFIC command (Register 0x80) which is set to 0 when the device is successfully unlocked.

# <span id="page-25-2"></span>**LOCKING THE DEVICE**

Upon a power cycle, the device is automatically locked. The device can also be locked by writing any 17 bytes of data once to the FW\_PASSWORD command (Register 0xFD). The block write command for locking the device is shown i[n Figure 17.](#page-25-6)

The lock status can be confirmed by the PART\_LOCKED bit of the STATUS\_MFR\_SPECFIC (Register 0x80) command, which is set to 1 when the device is successfully locked.

# <span id="page-25-3"></span>**CHANGING THE PASSWORD**

The password can be changed by the user to any 16-byte value. For password less than 16 bytes, set the remaining bytes as 0x00. To update the password, the device must be unlocked by following the procedure described in the [Unlocking the Device](#page-25-1) section. After the device is unlocked, the new password must be written two consecutive times to the FW\_PASSWORD command (Register 0xFD). The block write command for changing the password is shown in [Figure 18.](#page-25-7)

After the password is updated, the new password is immediately committed to the memory. The device is automatically locked and must be unlocked using the new password.

<span id="page-25-7"></span><span id="page-25-6"></span><span id="page-25-5"></span>

# <span id="page-26-0"></span>MEMORY **OVERVIEW**

<span id="page-26-1"></span>The ADM1266 contains internal EEPROM (nonvolatile memory) to store the mini boot loader, the boot loader, firmware, configuration settings, and fault log information. The mini boot loader, boot loader, firmware, and configuration settings each have a main copy and a backup copy in the memory. Each section has its own unique cyclic redundancy check (CRC), and each black box record has its own unique CRC.

# <span id="page-26-2"></span>**POWER-UP**

At power-up, the main mini boot loader checks the data of the main boot loader and compares it to the CRC. If the data is corrupted, the main mini boot loader checks the data of the backup bootloader and compares it with its CRC. If the backup bootloader data matches the CRC, this data is copied to the main boot loader and is fixed (the ADM1266 copies the data from backup memory to main memory and corrects the corrupted data). Then, the main boot loader starts to execute the boot loader. The main boot loader checks the data of the main firmware and compares it to the CRC. If the data is corrupted, the main boot loader checks the data of the backup firmware and compares this data to the CRC. If the backup firmware data matches the CRC, the ADM1266 copies it over to the main firmware and fixes the data. Then, the ADM1266 starts to execute the firmware. The firmware then checks the data of the main and backup configuration and compares it with the respective CRCs. If both sections match the calculated CRC value of memory with the saved CRC value, then the ADM1266 runs the main configuration. If one of the sections matches the CRC, the ADM1266 runs the correct configuration. In a multidevice system, all the devices share the information about their main and backup configuration with the master device. Then, the master device makes a decision and communicates to all the devices which section of the configuration memory to run.

If at any given point for any of the sections both the main and backup sections are corrupted, the device does not proceed.

# <span id="page-26-3"></span>**MANUAL CRC CALCULATIONS**

The ADM1266 has several commands to validate the condition of the memory. Use MEMORY\_RECALCULATE\_CRC (Register 0xF9) to trigger the device to recalculate the CRC of all the sections and to report the status in STATUS\_MFR\_ SPECIFIC\_2 (Register 0xED). The time required to recalculate the CRC of all the sections is approximately 500 ms.

# <span id="page-26-4"></span>**REFRESH**

The ADM1266 allows data to be copied from the main sections to the backup sections, and vice versa. REFRESH\_FLASH (Register 0xF5) can be used to trigger this function. When this function is triggered, the ADM1266 checks the CRC of both the main and backup sections and copies data from the expected data (not corrupted) section over to the corrupted section, and

vice versa. Based on the data written to REFRESH\_FLASH, the user can choose to refresh certain sections of the memory.

To increase the reliability of the memory, it is recommended to run this refresh feature once every 30 days. For operating temperatures above 85°C, it is mandatory to refresh once every 30 days. Every time the refresh is run, the data retention timer resets.

When the refresh feature is running, it takes 32 ms to refresh each page. During this time, all faults are latched but not processed. After refreshing each page, if there is any sequence event, the refreshing is temporarily aborted and the sequencing and fault handling functions are executed. At the end of this process, the ADM1266 resumes the refreshing function. It takes approximately 9 sec to finish refreshing all the sections of the ADM1266.

PMBus write operations are not allowed when the refresh feature is running. PMBus read operations are clock stretched and processed at the end of refreshing each page.

# <span id="page-26-5"></span>**AUTO REFRESH**

The ADM1266 can be configured to run the refresh feature automatically after this feature is enabled and saved to the memory. After one day, each time the device is powered up the device automatically starts the refresh of the boot loader, firmware, and configuration sections. Once a day, the device runs the CRC check. If any of the mini boot loader, boot loader, firmware, or configuration sections are corrupted, the device automatically starts the refresh of the mini boot loader, the boot loader, firmware, and the configuration sections. After the initial refresh that occurs after one day, the ADM1266 can be pre-programmed to automatically start refresh every N days, where N varies from 1 day to 255 days. The default setting is 30 days.

# <span id="page-26-6"></span>**ACCELERATION FACTOR**

The ADM1266 contains internal EEPROM (nonvolatile memory) to store the mini boot loader, the boot loader, the firmware, configuration settings, and fault log information. EEPROM endurance and retention are specified over the operating junction temperature range (see the Absolute Maximum Ratings section and th[e Electrical Specifications](#page-32-4) section).

Nondestructive operation above  $T_J = 85^{\circ}$ C is possible. However, the electrical specifications are not guaranteed and, in this case, the EEPROM degrades. Operating the EEPROM above  $T_J = 85^{\circ}C$ may result in a degradation of retention characteristics. The fault logging function, which is useful in debugging system problems that may occur at high temperatures, only writes to fault log EEPROM locations. If occasional writes to these registers occur above  $T_J = 85^{\circ}C$ , a slight degradation in the data retention characteristics of the fault log may occur. It is recommended that the EEPROM not be written using STORE\_USER\_ALL or bulk programming when  $T_J > 85^{\circ}$ C. The degradation in EEPROM retention for temperatures  $T_J > 85^{\circ}$ C can be approximated by

calculating the dimensionless acceleration factor using the following equation:

$$
AF = e^{\left(\left(\frac{Ea}{k}\right) \times \left(\frac{1}{T_{\text{USE}} + 273} - \frac{1}{T_{\text{STRESS}} + 273}\right)\right)}
$$

where:

*AF* is the acceleration factor. *Ea*, the activation energy,  $= 0.6$  eV.  $k = 8.617 \times 10^{-5}$  eV/°K.  $T<sub>USE</sub> = 85°C$ , the specified junction temperature.

*TSTRESS* is the actual junction temperature.

For example, calculate the effect on retention when operating at a junction temperature of 125°C for 10 hours.

 $T_{STRESS} = 125$ °C

$$
AF = 7.062
$$

The equivalent operating time at  $85^{\circ}$ C = 70.62 hours.

Therefore, the overall retention of the EEPROM degrades by 60.62 hours as a result of operation at a junction temperature of 125°C for 10 hours. The effect of this overstress is negligible when compared to the overall EEPROM retention rating of 87,600 hours at a maximum junction temperature of 85°C.

Using the previously mentioned equation, data retention can be calculated at different temperatures, as shown in [Table 12.](#page-27-0) 

#### <span id="page-27-0"></span>**Table 12. Data Retention vs. Temperature**



# <span id="page-28-0"></span>APPLICATIONS INFORMATION **OVERVIEW**

<span id="page-28-1"></span>The ADM1266 Super Sequencer is capable of sequencing, margining, trimming, supervising output voltage for OV and UV conditions, providing fault management, and voltage readback for 16 dc-to-dc converters. Multiple ADM1266 devices can be synchronized to operate in unison using the ID\_SCL and ID\_SDA pins. The ADM1266 uses a PMBus-compliant interface and command set.

# <span id="page-28-2"></span>**POWERING THE ADM1266**

The ADM1266 can be powered by applying a voltage from 3 V to 15 V on the VH1 or VH2 pin. Internal linear regulators convert this voltage down to 3.3 V, which drives all of the internal circuitry in each device. It is not recommended to connect both VH1 and VH2 to the same voltage levels because the ripple on the two voltages may cause the arbitrator circuit to constantly toggle. In a system with multiple ADM1266 devices, it is important that all the devices are powered from the same voltage rail.

# <span id="page-28-3"></span>**PCB ASSEMBLY AND LAYOUT SUGGESTIONS**

The ADM1266 requires capacitors (see the [Capacitors](#page-28-4) section). To be effective, these capacitors must be high quality, ceramic dielectric capacitors, such as X5R or X7R, and must be placed as close to the chip as possible. The PCB layout must adhere to layout guidelines. A multilayer PCB that dedicates a layer to power and ground is recommended. Low resistance and low inductance power and ground connections are important to minimize power supply noise and ensure proper device operation.

# <span id="page-28-4"></span>**CAPACITORS**

Place a 10  $\mu$ F bypass capacitor and a 0.1  $\mu$ F decoupling capacitor on both the VH1 and VH2 pins.

Place a 68  $\mu$ F capacitor and a 0.1  $\mu$ F capacitor on the AVDD\_CAP pin.

Place a 10 µF capacitor and a 0.1 µF capacitor on the DVDD\_CAP pin

Place a 2.2  $\mu$ F capacitor and a 0.1  $\mu$ F capacitor between the REFOUT and REFGND pins.

# <span id="page-28-5"></span>**GROUND CONNECTIONS**

Connect the exposed pad to the GND pin. Star connect the GND pin to the REFGND pin.

# <span id="page-28-6"></span>**PMBUS/I 2 C**

Each ADM1266 must be configured for a unique address. The address can be set by connecting a resistor between the ADDR pin and the GND pin. See [Table 13](#page-32-5) for the corresponding address values. Check addresses for collision with other devices on the bus and any global addresses.

The pull-up resistors on the PMBus pins must not be connected to AVDD\_CAP. If another device on the PMBus line provides a strong pull-down on AVDD\_CAP, the ADM1266 shuts down or enters UVLO.

# <span id="page-28-7"></span>**IDB**

For a board with multiple ADM1266 devices that are part of the same system, connect the ID\_SCL and ID\_SDA pin, using an external pull-up resistor of 2.2 k $\Omega$  that is connected to the AVDD\_CAP pin of any ADM1266.

# <span id="page-28-8"></span>**VOLTAGE SENSING**

If an external resistor divider is used, calculate the size of the resistors so that 0.7 V shows up on the VPx pins of the ADM1266.

When sensing directly, use a 100  $\Omega$  resistor in series to avoid any latch-ups on the pins. The VH1 and VH2 pins do not require this series resistance.

# <span id="page-28-9"></span>**PDIOs AND GPIOs**

The PDIOs have a weak, 20 kΩ, internal pull-down resistor. Therefore, the PDIOs do not require the external pull-down resistors during power-up.

Verify that the voltage and current ratings are not exceeded.

# <span id="page-28-10"></span>**DAC OUTPUTS**

Select an appropriate resistor for the desired margin range on a DAC output. Refer to th[e Power Studio](http://www.analog.com/ADM1266?doc=ADM1266.pdf) GUI for assistance.

# <span id="page-28-11"></span>**CLOCK**

To use the accurate time stamping and clocking function, use an external oscillator and capacitors between the XTAL1 and XTAL2 pins. If this function is not used, an external clock source is not required.

On a board with multiple ADM1266 devices, only one external oscillator is required. Connect the SYNC pins of all the ADM1266 devices.

# <span id="page-28-12"></span>**UNUSED PINS**

Connect all unused pins to GND.

# <span id="page-29-0"></span>PMBus DIGITAL COMMUNICATION

The PMBus slave with packet error checking (PEC) allows a device to interface to a PMBus compliant master device, as specified by the *PMBus Power System Management Protocol Specification* (Revision 1.2, September 6, 2010). The PMBus slave is a 2-wire interface that can be used to communicate with other PMBus compliant devices and is compatible in a multimaster, multislave bus configuration. The PMBus slave can communicate with master PMBus devices that support packet error checking (PEC), as well as with master devices that do not support PEC.

The pull-up resistors on the PMBus pins must not be connected to AVDD\_CAP. If another device on the PMBus line provides a strong pull-down AVDD\_CAP, the ADM1266 shuts down or enters UVLO.

# <span id="page-29-1"></span>**PMBus FEATURES**

The function of the PMBus slave is to decode the command sent from the master device and to respond as requested. Communication is established using an I<sup>2</sup>C like 2-wire interface with a clock line (SCL) and data line (SDA). The PMBus slave is designed to externally move blocks of 8-bit data (bytes) while maintaining compliance with the PMBus protocol. The PMBus protocol is based on the *SMBus Specification* (Version 2.0, August 2000). The SMBus specification is, in turn, based on the Philips *I 2 C Bus Specification* (Version 2.1, January 2000). The PMBus incorporates the following features:

- Slave operation on multiple device systems
- 7-bit addressing
- 100 kbps and 400 kbps data rates
- PEC
- Support for the group command protocol
- Support for the alert response address protocol with arbitration
- General call address support
- Support for clock low extension (clock stretching)
- Separate multiple byte receive and transmit first in, first out (FIFO)
- Extensive fault monitoring

## <span id="page-29-2"></span>**OVERVIEW**

The PMBus slave module is a 2-wire interface that can be used to communicate with other PMBus compliant devices. Its transfer protocol is based on the Philips I<sup>2</sup>C transfer mechanism. The ADM1266 is always configured as a slave device in the overall system. The ADM1266 communicates with the master device using one data pin (SDA) and one clock pin (SCL). Because the ADM1266 is a slave device, it cannot generate the clock signal. However, the ADM1266 is capable of clock stretching the SCL line to put the master device in a wait state when the ADM1266 is not ready to respond to the request of the master.

Communication is initiated when the master device sends a command to the PMBus slave device. Commands can be read or write commands. Data is transferred between the devices in a byte wide format. Commands can also be send commands. The command is executed by the slave device upon receiving the stop bit. The stop bit is the last bit in a complete data transfer, as defined in the PMBus/SMBus/I2 C communication protocol. During communication, the master and slave devices send acknowledge or no acknowledge bits as a method of handshaking between devices.

In addition, the PMBus slave on the ADM1266 supports PEC to improve reliability and communication robustness. The ADM1266 can communicate with master PMBus devices that support PEC, as well as with master devices that do not support PEC. See the *SMBus Specification* (Version 2.0) for a more detailed description of the communication protocol.

When communicating with the master device, it is possible for illegal or corrupted data to be received by the PMBus slave device. In this case, the PMBus slave device responds to the invalid command or data, as defined by the PMBus specification, and indicates to the master device that an error or fault condition has occurred. This method of handshaking can be used as a first level of defense against inadvertent programming of the slave device that can potentially damage the chip or system.

The PMBus specification defines a set of generic PMBus commands that are recommended for a power management system. However, each PMBus device manufacturer can choose to implement and support certain commands as the manufacturer deems fit for a specific system. In addition, the PMBus device manufacturer can choose to implement manufacturer specific commands with functions not included in the generic PMBus command set.

# <span id="page-29-3"></span>**TRANSFER PROTOCOL**

The PMBus slave follows the transfer protocol of the *SMBus Specification* (Version 2.0), which is based on the fundamental transfer protocol format of the Philips *I 2 C Bus Specification* (Version 2.1). Data transfers are byte wide, lower byte first. Each byte is transmitted serially, most significant bit (MSB) first. [Figure 19](#page-29-4) shows a basic transfer.



<span id="page-29-4"></span>For an in depth description of the transfer protocols, see the SMBus and I<sup>2</sup>C specifications.

# Data Sheet [ADM1266](https://www.analog.com/ADM1266?doc=ADM1266.pdf) **ADM1266**

# <span id="page-30-0"></span>**DATA TRANSFER COMMANDS**

Data transfer using the PMBus slave is established using PMBus commands. The PMBus specification requires that all PMBus commands start with a slave address with the  $R/\overline{W}$  bit cleared (set to 0), followed by the command code. (The only exception is the alert response address protocol.)

All PMBus commands supported by the ADM1266 device follow one of the protocol types shown in [Figure 20 t](#page-30-1)[o Figure 27.](#page-30-2) (For PMBus master devices that do not support PEC, the PEC byte is removed.) [Figure 20 t](#page-30-1)[o Figure 27 u](#page-30-2)se the following abbreviations:

- S is the start condition
- P is the stop condition
- Sr is the repeated start condition
- W is the write bit (0)
- R is the read bit (1)
- A is the acknowledge bit (0)
- NA is the no acknowledge bit (1)

<span id="page-30-1"></span>





<span id="page-30-2"></span>The PMBus slave module of the ADM1266 also supports manufacturer specific extended commands. These commands follow the same protocol as the standard PMBus commands. However, the command code consists of two bytes:

- Command code extension: 0xFE
- Extended command code: 0x00 to 0xFF

Using the manufacturer specific extended commands, the PMBus device manufacturer can add an additional 256 manufacturer specific commands to its PMBus command set.

# <span id="page-31-0"></span>**GROUP COMMAND PROTOCOL**

In addition to the communication protocols described in the [Data Transfer Commands](#page-30-0) section, the PMBus slave supports a special group command in which commands are sent to multiple slaves in a single serial transmission. The commands to each slave can be different from one another, with each set of slave address and command separated by a repeated start (Sr) bit (se[e Figure 28\)](#page-31-5). At the end of a transmission to all slaves, a single stop (P) bit is sent to initiate concurrent execution of the received commands by all slaves.

The PEC byte transmitted to each slave is calculated using only its slave address, command code, and data bytes.



*Figure 28. Group Command Protocol with PEC*

# <span id="page-31-5"></span><span id="page-31-1"></span>**CLOCK GENERATION AND STRETCHING**

The ADM1266 is always a PMBus slave device in the overall system; therefore, the device never needs to generate the clock, which is performed by the master device in the system. However, the PMBus slave device is capable of clock stretching to place the master in a wait state. By stretching the SCL signal during the low period, the slave device communicates to the master device that it is not ready and that the master device must wait.

Conditions where the PMBus slave device stretches the SCL line low include the following:

- The master device is transmitting at a higher baud rate than the slave device.
- The receive FIFO buffer of the slave device is full and must be read before continuing to prevent a data overflow condition.
- The slave device is not ready to send data that the master has requested.

The slave device can stretch the SCL line only during the low period. Whereas the I<sup>2</sup>C specification allows indefinite stretching of the SCL line, the PMBus specification limits the maximum time that the SCL line can be held low to 25 ms, after which the ADM1266 must release the communication lines and reset its state machine.

# <span id="page-31-2"></span>**START AND STOP CONDITIONS**

Start and stop conditions involve serial data transitions while the serial clock is at a logic high level. The PMBus slave device monitors the SDA and SCL lines to detect the start and stop conditions and transition to its internal state machine accordingly. [Figure 29](#page-31-6) shows typical start and stop conditions.



# <span id="page-31-6"></span><span id="page-31-3"></span>**REPEATED START CONDITION**

In general, a repeated start (Sr) condition is the absence of a stop condition between two transfers. The PMBus communication protocol makes use of the repeated start condition only when performing a read access (read byte, read word, and block read). Other uses of the repeated start condition are not allowed.

## <span id="page-31-4"></span>**GENERAL CALL SUPPORT**

The PMBus slave is capable of decoding and acknowledging a general call address. The PMBus device responds to both its own address and the general call address (0x00).

All PMBus commands must start with the slave address with the R/W bit cleared (set to 0), followed by the command code, when using the general call address to communicate with the PMBus slave device.

# <span id="page-32-0"></span>**PMBus ADDRESS SELECTION**

Control of the ADM1266 is implemented via the  $I^2C$  interface. The ADM1266 device is connected to the  $I<sup>2</sup>C$  bus as a slave device under the control of a master device. The PMBus address of the ADM1266 is set by connecting an external resistor from the ADDR pin to GND[. Table 13](#page-32-5) lists the recommended resistor values and associated PMBus addresses.

#### <span id="page-32-5"></span>**Table 13. PMBus Address Settings**



# <span id="page-32-1"></span>**FAST MODE**

Fast mode (400 kHz) uses essentially the same mechanics as the standard mode of operation. The PMBus slave is capable of communicating with a master device operating in standard mode (100 kHz) or fast mode.

# <span id="page-32-2"></span>**10-BIT ADDRESSING**

The PMBus slave device does not support 10-bit addressing as defined in the I<sup>2</sup>C specification.

# <span id="page-32-3"></span>**PACKET ERROR CHECKING**

The PMBus controller implements PEC to improve reliability and communication robustness. Packet error checking is implemented by appending a PEC byte at the end of the message transfer. The PEC byte is calculated using a CRC-8 algorithm on all address, command, and data bytes from the start to stop bits (excluding the acknowledge, no acknowledge, start, restart, and stop bits). The PEC byte is appended to the end of the message by the device that supplied the last data byte. The receiver of the PEC byte is responsible for calculating its internal PEC code and comparing it to the received PEC byte.

The ADM1266 can communicate with master PMBus devices that support PEC, as well as with master devices that do not support PEC. If a PEC byte is available, the PMBus device checks the PEC byte and issues an acknowledge if the PEC byte is correct. If the PEC byte comparison fails, the PMBus device issues a no acknowledge in response to the PEC byte and does not process the command sent from the master.

The PMBus device uses built in hardware to calculate the PEC code using the CRC-8 polynomial,  $C(x) = x^8 + x^2 + x^1 + 1$ . The PEC code is calculated one byte at a time, in the order that the bytes are received. In a read transaction, the PMBus device appends the PEC byte following the last data byte. In a write transaction, the PMBus device compares the received PEC byte to the internally calculated PEC code.

# <span id="page-32-4"></span>**ELECTRICAL SPECIFICATIONS**

All logic complies with the electrical specification outlined in the *PMBus Power System Management Protocol Specification Part 1* (Revision 1.2, September 6, 2010).

# <span id="page-33-0"></span>PMBus COMMANDS

[Table 14](#page-33-1) lists the standard PMBus commands that are implemented on the ADM1266. Many of these commands are implemented in registers that share the same hexadecimal value as the PMBus command code.

#### <span id="page-33-1"></span>**Table 14. PMBus Command List**





te command, no data. Block WR is the block write parameter data. Block W is the block write command. Block R is the hmand. Block WR/W means a standard block write is vrite to the command, but the command must be written first e read back.

# <span id="page-34-0"></span>STANDARD PMBus COMMAND DESCRIPTIONS

All commands designated as Block WR/W consist of two writes and a read. A standard block write is performed to write to the command, but the command must be written first before it can be read back.

# <span id="page-34-1"></span>**STANDARD PMBus COMMANDS**

# *Page*

The page command provides the ability to configure, control, and monitor using only one physical address.



## *Operation*

The operation command turns the closed-loop margining on and off, and determines which voltage to margin to.



# **Table 16. Register 0x01—Operation**

## *CLEAR\_FAULTS*

The CLEAR\_FAULTS command is a send byte, with no data. This command clears all fault bits in all PMBus status registers simultaneously.



#### **Table 17. Register 0x03—CLEAR\_FAULTS**

## *STORE\_USER\_ALL*

#### **Table 18. Register 0x15—STORE\_USER\_ALL**



#### *RESTORE\_USER\_ALL*

#### **Table 19. Register 0x16—RESTORE\_USER\_ALL**



#### *Capability*

This command allows host systems to determine the capabilities of the PMBus device.

#### **Table 20. Register 0x19—Capability**



#### *VOUT\_MODE*

The VOUT\_MODE command sets the data format for output voltage related data. The data byte for the VOUT\_MODE command consists of a 3-bit mode and 5-bit exponent parameter. The 3-bit mode determines whether the device uses linear format or direct format for the output voltage related commands. The 5-bit parameter sets the exponent value for linear format.



#### **Table 21. Register 0x20—VOUT\_MODE**

#### *VOUT\_COMMAND*

The VOUT\_COMMAND command sets the output voltage. Exponent N is set using VOUT\_MODE[4:0].



# **Table 22. Register 0x21—VOUT\_COMMAND**

## *VOUT\_TRIM*

The VOUT\_TRIM command applies a fixed offset voltage to the VOUT\_COMMAND value.

#### **Table 23. Register 0x22—VOUT\_TRIM**



# *VOUT\_MARGIN\_HIGH*

The VOUT\_MARGIN\_HIGH command sets the margin high voltage. Exponent N is set using VOUT\_MODE[4:0].

#### **Table 24. Register 0x25—VOUT\_MARGIN\_HIGH**



## *VOUT\_MARGIN\_LOW*

The VOUT\_MARGIN\_LOW command sets the margin low voltage. Exponent N is set using VOUT\_MODE[4:0].

#### **Table 25. Register 0x26—VOUT\_MARGIN\_LOW**



#### *VOUT\_SCALE\_LOOP*

The VOUT\_SCALE\_LOOP command sets the gain  $(K_R)$  by which the commanded voltage (V<sub>OUT</sub>) is scaled to generate the internal reference voltage (V $_{\text{REF}}$ ). V $_{\text{REF}}$  = V $_{\text{OUT}}$   $\times$  K $_{\text{R}}$ , where K $_{\text{R}}$  = Y  $\times$  2<sup>N</sup>.

#### **Table 26. Register 0x29—VOUT\_SCALE\_LOOP**



#### *VOUT\_SCALE\_MONITOR*

The VOUT\_SCALE\_MONITOR command sets the gain (Kvour) by which the sensed output voltage at the device under test (DUT) (V<sub>OUT\_DUT</sub>) is scaled to generate the reading for the READ\_VOUT command. READ\_VOUT = V<sub>OUT\_DUT</sub> × K<sub>VOUT</sub>, where K<sub>VOUT</sub> = Y × 2<sup>N</sup>.





## *VOUT\_OV\_FAULT\_LIMIT*

The VOUT\_OV\_FAULT\_LIMIT command sets the overvoltage threshold (in volts) measured at the sense/output pin, VHx/VPx, that causes an overvoltage fault condition. Exponent N is set using VOUT\_MODE[4:0].

#### **Table 28. Register 0x40—VOUT\_OV\_FAULT\_LIMIT**



#### *VOUT\_OV\_WARN\_LIMIT*

The VOUT\_OV\_WARN\_LIMIT command sets the overvoltage threshold (in volts) measured at the sense/output pin, VHx/VPx, that causes an overvoltage warning condition. Exponent N is set using VOUT\_MODE[4:0].

**Table 29. Register 0x42—VOUT\_OV\_WARN\_LIMIT**

<b>Bits</b>	<b>Bit Name</b>	R/W	<b>Description</b>
[15:0]	Mantissa	R/W	Unsigned Mantissa Y used in output voltage related commands in linear data format $(V = Y \times 2^N)$ .

# *VOUT\_UV\_WARN\_LIMIT*

The VOUT\_UV\_WARN\_LIMIT command sets the undervoltage threshold (in volts) measured at the sense/output pin, VHx/VPx, that causes an undervoltage warning condition. Exponent N is set using VOUT\_MODE[4:0].





## *VOUT\_UV\_FAULT\_LIMIT*

The VOUT\_UV\_FAULT\_LIMIT command sets the undervoltage threshold value (in volts) measured at the sense/output pin, VHx/VPx, that causes an undervoltage fault condition. Exponent N is set using VOUT\_MODE[4:0].





#### *STATUS\_BYTE*

The STATUS\_BYTE command returns one byte of information with a summary of the most critical faults.



#### **Table 32. Register 0x78—STATUS\_BYTE**

## *STATUS\_WORD*

The STATUS\_WORD command returns two bytes of information with a summary of the unit's fault condition.



#### **Table 33. Register 0x79—STATUS\_WORD**

# *STATUS\_VOUT*

The STATUS\_VOUT command obtains the status of the rail comparators.



# **Table 34. Register 0x7A—STATUS\_VOUT**

# *STATUS\_CML*

The STATUS\_CML command returns one data byte with contents as described i[n Table 35.](#page-38-0)



#### <span id="page-38-0"></span>**Table 35. Register 0x7E—STATUS\_CML**

## *STATUS\_MFR\_SPECIFIC*

The STATUS\_MFR\_SPECIFIC command returns one data byte with contents as described in [Table 36.](#page-38-1)

#### <span id="page-38-1"></span>**Table 36. Register 0x80—STATUS\_MFR\_SPECFIC**



# *READ\_VOUT*

The READ\_VOUT command returns the actual, measured output voltage,  $V = Y \times 2^N$ . Exponent N is set using VOUT\_MODE[4:0].



## *PMBUS\_REVISION*

The PMBUS\_REVISION command returns the PMBus version information. The ADM1266 is compliant with PMBus Revision 1.2. Reading this command results in a value of 0x22.

#### **Table 38. Register 0x98—PMBUS\_REVISION**



# *MFR\_ID*

The MFR\_ID command either sets or reads the manufacturer ID. MFR\_ID is typically set only once, at the time of manufacture. The maximum length of the ID is 32 bytes.



#### **Table 39. Register 0x99—MFR\_ID (for Block WR)**

#### **Table 40. Register 0x99—MFR\_ID (for Block W)**



## *MFR\_MODEL*

The MFR\_MODEL command either sets or reads the manufacturer model number. MFR\_MODEL is typically set only once, at the time of manufacture. The maximum length of the model number is 32 bytes.



# **Table 41. Register 0x9A—MFR\_MODEL (for Block WR)**

## **Table 42. Register 0x9A—MFR\_MODEL (for Block W)**



## *MFR\_REVISION*

The MFR\_REVISION command either sets or reads the manufacturer revision number. MFR\_REVISION is typically set only once, at the time of manufacture. The maximum length of the revision number is 8 bytes.

#### **Table 43. Register 0x9B—MFR\_REVISION (for Block WR)**



#### **Table 44. Register 0x9B—MFR\_REVISION (for Block W)**



# *MFR\_LOCATION*

The MFR\_LOCATION command either sets or reads the manufacturing location of the device. MFR\_LOCATION is typically set only once, at the time of manufacture. The maximum length of the location is 48 bytes.



#### **Table 45. Register 0x9C—MFR\_LOCATION (for Block WR)**

#### **Table 46. Register 0x9C—MFR\_LOCATION (for Block W)**



## *MFR\_DATE*

The MFR\_DATE command either sets or reads the date the device was manufactured. MFR\_DATE is typically set only once, at the time of manufacture. The maximum length of the date is 16 bytes.



# **Table 47. Register 0x9D—MFR\_DATE (for Block WR)**

## **Table 48. Register 0x9D—MFR\_DATE (for Block W)**



## *MFR\_SERIAL*

The MFR\_SERIAL command either sets or reads the manufacturer serial number of the device. MFR\_LOCATION is typically set only once, at the time of manufacture. The maximum length of the serial number is 32 bytes.

#### **Table 49. Register 0x9E—MFR\_SERIAL (for Block WR)**



# **Table 50. Register 0x9E—MFR\_SERIAL (for Block W)**



# *IC\_DEVICE*

The IC\_DEVICE command returns the ID and device number of the ADM1266. The default values are 0x41, 0x12, and 0x66.



# **Table 51. Register 0xAD—IC\_DEVICE\_ID**

# *IC\_DEVICE\_REV*

The IC\_DEVICE\_REV command returns the ADM1266 firmware, bootloader, and chip revision.



#### **Table 52. Register 0xAE—IC\_DEVICE\_REV in Normal Mode**

#### **Table 53. Register 0xAE—IC\_DEVICE\_REV in Bootloader Mode**



# *VOUT\_OV\_HYST\_LIMIT*

The VOUT\_OV\_HYST\_LIMIT command either sets or reads the overvoltage hysteresis (in volts) measured at the sense/output pin that causes an overvoltage fault condition. The exponent N is set using VOUT\_MODE[4:0].

# **Table 54. Register 0xD0—VOUT\_OV\_HYST\_LIMIT**



## *VOUT\_UV\_HYST\_LIMIT*

The VOUT\_UV\_HYST\_LIMIT command either sets or reads the undervoltage hysteresis (in volts) measured at the sense/output pin that causes an undervoltage fault condition. The Exponent N is set using VOUT\_MODE[4:0].

#### **Table 55. Register 0xD1—VOUT\_UV\_HYST\_LIMIT**



# *Vx\_CONFIGURATION*

This command either writes or reads the VHx/VPx configuration for the device.







# **Table 57. Register 0xD2—VP\_CONFIGURATION (for Page Command (0x00) Values of 4 to 16)**





# *BLACKBOX\_CONFIGURATION*

The BLACKBOX\_CONFIGURATION command either sets or reads the cyclic black box record configuration.





# *PDIO\_CONFIGURATION*

This command either block writes or reads the PDIOx configuration.







# **Table 60. Register 0xD4—PDIO\_CONFIGURATION (for Block W)**



# **Table 61. Two Bytes of Data for Each PDIOx Configuration**





# *DAC\_CONFIGURATION*

This command either block writes or reads the DAC configuration.

# **Table 62. Register 0xD5—DAC\_CONFIGURATION (for Block WR)**





# **Table 63. Register 0xD5—DAC\_CONFIGURATION (for Block W)**

# **Table 64. Two Bytes of Data for Each DAC Configuration**



# *SEQUENCE\_CONFIGURATION*

This command either block writes or reads the sequence configuration.



#### **Table 65. Register 0xD6—SEQUENCE\_CONFIGURATION (for Block WR)**

#### **Table 66. Register 0xD6—SEQUENCE\_CONFIGURATION (for Block W)**



#### *SYSTEM\_CONFIGURATION*

This command either block writes or reads the system configuration.

#### **Table 67. Register 0xD7—SYSTEM\_CONFIGURATION (for Block WR)**



#### **Table 68. Register 0xD7—SYSTEM\_CONFIGURATION (for Block W)**



## *GO\_COMMAND*

This command triggers various functions.



#### **Table 69. Register 0xD8—GO\_COMMAND**

## *READ\_STATE*

The READ\_STATE command returns the current value of the state bit that the sequencer is executing.

# **Table 70. Register 0xD9—READ\_STATE**

![](_page_49_Picture_353.jpeg)

#### *VOUT\_MARGIN\_LOOP*

The VOUT\_MARGIN\_LOOP command either sets or reads the gain (R1/R3), which is used to calculate the VFB (feedback voltage) according to the DAC output and  $V_{\text{OUT}}$ . For the relationship of  $V_{FB}$ ,  $V_{\text{OUT}}$ , and the output of DAC, se[e Figure 12.](#page-20-2)

#### **Table 71. Register 0xDA—VOUT\_MARGIN\_LOOP**

![](_page_49_Picture_354.jpeg)

## *MARGIN\_CONFIGURATION*

The MARGIN\_CONFIGURATION command either sets or reads the ramp step in margining.

#### **Table 72. Register 0xDB—MARGIN\_CONFIGURATION**

![](_page_49_Picture_355.jpeg)

#### *BREAKPOINTS*

This command either block writes or reads the breakpoints for the sequence states.

![](_page_49_Picture_356.jpeg)

#### **Table 73. Register 0xDC—BREAKPOINTS (Block WR)**

![](_page_50_Picture_172.jpeg)

![](_page_50_Picture_173.jpeg)

## **ICB\_CONFIGURATION**

This command either writes or reads the IDB configurations.

#### **Table 75. Register 0xDD—ICB\_CONFIGURATION (Block R/W)**

![](_page_50_Picture_174.jpeg)

#### **READ\_BLACKBOX**

This command reads back the black box record or erases the black box memory.

#### **Table 76. Register 0xDE—READ\_BLACKBOX (for Block WR)**

![](_page_50_Picture_175.jpeg)

#### **Table 77. Register 0xDE—READ\_BLACKBOX (for Block W)**

![](_page_50_Picture_176.jpeg)

#### **Table 78. Black Box Data Format**

![](_page_50_Picture_177.jpeg)

![](_page_51_Picture_333.jpeg)

# <span id="page-51-0"></span>**Table 79. VHx\_OV\_STATUS and VHx\_UV\_STATUS Mapping**

![](_page_51_Picture_334.jpeg)

# <span id="page-51-1"></span>**Table 80. VPx\_OV\_STATUS and VPx\_UV\_STATUS Mapping**

![](_page_51_Picture_335.jpeg)

# <span id="page-51-2"></span>**Table 81. GPIO\_IN\_STATUS and GPIO\_OUT\_STATUS Mapping**

![](_page_51_Picture_336.jpeg)

![](_page_52_Picture_372.jpeg)

# <span id="page-52-0"></span>**Table 82. PDIO\_IN\_STATUS and PDIO\_OUT\_STATUS Mapping**

## *SET\_RTC*

This command reads/writes the timestamp from/to the device by the GUI.

# **Table 83. Register 0xDF—SET\_RTC**

![](_page_52_Picture_373.jpeg)

#### *LOGIC\_CONFIGURATION*

This command block reads/writes the logic configuration for the device.

![](_page_52_Picture_374.jpeg)

# **Table 84. Register 0xE0—LOGIC\_CONFIGURATION (for Block WR)**

#### **Table 85. Register 0xE0—LOGIC\_CONFIGURATION (for Block W)**

![](_page_52_Picture_375.jpeg)

## *GPIO\_CONFIGURATION*

This command block reads/writes the GPIO configuration.

#### **Table 86. Register 0xE1—GPIO\_CONFIGURATION (for Block RW)**

![](_page_53_Picture_315.jpeg)

#### **Table 87. Register 0xE1—GPIO\_SYNC\_CONFIGURATION (for Block W)**

![](_page_53_Picture_316.jpeg)

## **Table 88. Data for Each GPIO\_SYNC Configuration**

![](_page_53_Picture_317.jpeg)

[Table 89](#page-53-0) shows the mapping between the internal GPIO index and the external GPIOx pins.

# <span id="page-53-0"></span>**Table 89. GPIO Mapping**

![](_page_53_Picture_318.jpeg)

# *USER\_DATA*

This command block reads/writes the user data.

![](_page_54_Picture_418.jpeg)

# **Table 90. Register 0xE3—USER\_DATA (for Block WR)**

#### **Table 91. Register 0xE3— USER\_DATA (for Block W)**

![](_page_54_Picture_419.jpeg)

# *POWERUP\_COUNTER*

This command reads the power-up counter from the device by the GUI.

#### **Table 92. Register 0xE4—POWERUP\_COUNTER**

![](_page_54_Picture_420.jpeg)

## *VOUT\_RESISTOR*

This command block reads/writes the resistor divider information.

## **Table 93. Register 0xE5—VOUT\_RESISTOR (for Block WR)**

![](_page_54_Picture_421.jpeg)

#### **Table 94. Register 0xE5—VOUT\_RESISTOR (for Block W)**

![](_page_54_Picture_422.jpeg)

#### **Table 95. Three Bytes of Data for Each Resistor**

![](_page_54_Picture_423.jpeg)

# *BLACKBOX\_INFORMATION*

This command reads the black box record counter and logic index.

![](_page_55_Picture_416.jpeg)

#### **Table 96. Register 0xE6—BLACKBOX\_INFORMATION**

## *ALL\_STATUS\_VOUT*

The ALL\_STATUS\_VOUT command returns all rails comparator status.

![](_page_55_Picture_417.jpeg)

# **Table 97. Register 0xE7—ALL\_STATUS\_VOUT**

# *ALL\_READ\_VOUT*

The ALL\_READ\_VOUT command returns all the output voltage value (V) in linear data format (V = Y  $\times$  2<sup>N</sup>). Exponent N is set using VOUT\_MODE[4:0].

![](_page_55_Picture_418.jpeg)

# **Table 98. Register 0xE8—ALL\_READ\_VOUT**

![](_page_56_Picture_473.jpeg)

# *PDIO\_STATUS*

This command block reads the status of the PDIOs.

# **Table 99. Register 0xE9—PDIO\_STATUS (for Block R)**

![](_page_56_Picture_474.jpeg)

# <span id="page-56-0"></span>**Table 100. Two Bytes of Data for PDIO Status**

![](_page_56_Picture_475.jpeg)

# *GPIO\_STATUS*

This command block reads the status of the GPIOs.

#### **Table 101. Register 0xEA—GPIO\_STATUS (for BLOCK R)**

![](_page_57_Picture_344.jpeg)

![](_page_57_Picture_345.jpeg)

## <span id="page-57-0"></span>**Table 102. Two Bytes of Data for GPIO\_STATUS**

# *DAC\_CODE\_CONFIGURATION*

This command block reads/writes the DAC code in an open-loop margining configuration.

![](_page_57_Picture_346.jpeg)

# **Table 103. Register 0xEB—DAC\_CODE\_CONFIGURATION (for Block WR)**

#### **Table 104. Register 0xEB—DAC\_CODE\_CONFIGURATION (for Block W)**

![](_page_58_Picture_139.jpeg)

#### <span id="page-58-0"></span>**Table 105. One Byte of Data for Code Parameter**

![](_page_58_Picture_140.jpeg)

# **RTS\_CONFIGURATION**

The RTS\_CONFIGUARTION command either sets or reads the real time stamp (RTS) configuration.

![](_page_58_Picture_141.jpeg)

## **Table 106. Register 0xEC—RTS\_CONFIGURATION**

# *STATUS\_MFR\_SPECIFIC\_2*

The STATUS\_MFR\_SPECIFIC\_2 command returns two bytes data with contents as shown in [Table 107.](#page-59-0)

![](_page_59_Picture_413.jpeg)

# <span id="page-59-0"></span>**Table 107. Register 0xED—STATUS\_MFR\_SPECIFIC\_2**

# *REFRESH\_CONFIGURATION*

This command is used to set refresh configuration and get the refresh status.

![](_page_59_Picture_414.jpeg)

![](_page_59_Picture_415.jpeg)

![](_page_60_Picture_288.jpeg)

#### **Table 109. Register 0xF4—REFRESH\_CONFIGURATION (for BLOCK W)**

## *REFRESH\_FLASH*

This command is used to set refresh configuration .

![](_page_60_Picture_289.jpeg)

# **Table 110. Register 0xF5—REFRESH\_FLASH (for BLOCK W)**

# *HITLESS\_TIMEOUT*

This command is used to read or write the hitless timeout value.

![](_page_60_Picture_290.jpeg)

![](_page_60_Picture_291.jpeg)

#### *VAR\_VALUE*

This command is used to read the variables value of sequence.

![](_page_60_Picture_292.jpeg)

# **Table 112. Register 0xF7—VAR\_VALUE**

#### *MEMORY\_CONFIGURATION*

This command reads/writes the main/backup memory configuration by the GUI.

# **Table 113. Register 0xF8—MEMORY\_CONFIGURATION**

![](_page_60_Picture_293.jpeg)

## *MEMORY\_RECALCULATE\_CRC*

This command recalculates both the main and backup memory CRC.

#### **Table 114. Register 0xF9—MEMORY\_RECALCULATE\_CRC**

![](_page_61_Picture_264.jpeg)

# *SWITCH\_MEMORY*

This command switches between the configure main memory and configure backup memory.

![](_page_61_Picture_265.jpeg)

# **Table 115. Register 0xFA—SWITCH\_MEMORY (for Block W)**

# *ERASE\_MEMORY*

This command erases the main memory or backup memory.

#### **Table 116. Register 0xFB—ERASE\_MEMORY (for Block W)**

![](_page_61_Picture_266.jpeg)

#### *UPDATE\_FW*

The command updates the firmware.

#### **Table 117. Register 0xFC—UPDATE\_FW**

![](_page_61_Picture_267.jpeg)

# *FW\_PASSWORD*

This command changes the password, locks/unlocks the device

#### **Table 118. Register 0xFD—FW\_PASSWORD (for Block W)**

![](_page_61_Picture_268.jpeg)

# <span id="page-62-0"></span>OUTLINE DIMENSIONS

![](_page_62_Figure_3.jpeg)

## <span id="page-62-1"></span>**ORDERING GUIDE**

![](_page_62_Picture_270.jpeg)

 $1 Z =$  RoHS Compliant Part.

I 2 C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

**©2018–2019 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D15579-0-7/19(B)** 

![](_page_62_Picture_9.jpeg)

Rev. B | Page 63 of 63

![](_page_63_Picture_0.jpeg)

#### **ООО "ЛайфЭлектроникс" "LifeElectronics" LLC**

*ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 30101810900000000703 БИК 044030703* 

 *Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.*

*С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров*

 *Мы предлагаем:*

- *Конкурентоспособные цены и скидки постоянным клиентам.*
- *Специальные условия для постоянных клиентов.*
- *Подбор аналогов.*
- *Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.*
- *Приемлемые сроки поставки, возможна ускоренная поставка.*
- *Доставку товара в любую точку России и стран СНГ.*
- *Комплексную поставку.*
- *Работу по проектам и поставку образцов.*
- *Формирование склада под заказчика.*
- *Сертификаты соответствия на поставляемую продукцию (по желанию клиента).*
- *Тестирование поставляемой продукции.*
- *Поставку компонентов, требующих военную и космическую приемку.*
- *Входной контроль качества.*
- *Наличие сертификата ISO.*

 *В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.*

*Конструкторский отдел помогает осуществить:*

- *Регистрацию проекта у производителя компонентов.*
- *Техническую поддержку проекта.*
- *Защиту от снятия компонента с производства.*
- *Оценку стоимости проекта по компонентам.*
- *Изготовление тестовой платы монтаж и пусконаладочные работы.*

![](_page_63_Picture_28.jpeg)

 *Tел: +7 (812) 336 43 04 (многоканальный) Email: [org@lifeelectronics.ru](mailto:org@lifeelectronics.ru)*

#### *www[.lifeelectronics.ru](http://lifeelectronics.ru/)*