

High Voltage, Isolated Gate Driver with Internal Miller Clamp, 2 A Output

FEATURES

2 A peak output current (<2 Ω R_{DSON}) **2.5 V to 6.5 V input 4.5 V to 35 V output Undervoltage lockout (UVLO) at 2.5 V VDD1 Multiple UVLO options on VDD2 Grade A: 4.4 V (typical) UVLO on V_{DD2} Grade B: 7.3 V (typical) UVLO on VDD2 Grade C: 11.3 V (typical) UVLO on VDD2 Precise timing characteristics 53 ns maximum isolator and driver propagation delay CMOS input logic levels High common-mode transient immunity: >150 kV/µs High junction temperature operation: 125°C Default low output Internal Miller clamp [Safety and regulatory approvals](http://www.analog.com/icouplersafety?doc=ADuM4121_4121-1.pdf) (pending) UL recognition per UL 1577 5 kV rms for 1-minute withstand CSA Component Acceptance Notice 5A VDE certificate of conformity (pending) DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12**

VIORM = 849 V peak

Wide-body, 8-lead SOIC

APPLICATIONS

Switching power supplies Isolated IGBT/MOSFET gate drives Industrial inverters Gallium nitride (GaN)/silicon carbide (SiC) power devices

Data Sheet **[ADuM4121/](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf)[ADuM4121-1](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf)**

GENERAL DESCRIPTION

The [ADuM4121/](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf)ADuM4121-1¹ are 2 A isolated, single-channel drivers that employ Analog Devices, Inc.'s *i*Coupler® technology to provide precision isolation. The [ADuM4121/](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf)[ADuM4121-1](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf) provide 5 kV rms isolation in the wide-body, 8-lead SOIC package. Combining high speed CMOS and monolithic transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives such as the combination of pulse transformers and gate drivers.

The [ADuM4121/](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf)[ADuM4121-1](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf) operate with an input supply ranging from 2.5 V to 6.5 V, providing compatibility with lower voltage systems. In comparison to gate drivers that employ high voltage level translation methodologies, the [ADuM4121/](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf) [ADuM4121-1](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf) offer the benefit of true, galvanic isolation between the input and the output.

Th[e ADuM4121/](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf)[ADuM4121-1](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf) include an internal Miller clamp that activates at 2 V on the falling edge of the gate drive output, supplying the driven gate with a lower impedance path to reduce the chance of Miller capacitance induced turn on.

Options exists to allow the thermal shutdown to be enabled or disabled. As a result, th[e ADuM4121](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf)[/ADuM4121-1](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf) provide reliable control over the switching characteristics of insulated gate bipolar transistor (IGBT)/metal oxide semiconductor field, effect transistor (MOSFET) configurations over a wide range of switching voltages.

FUNCTIONAL BLOCK DIAGRAM

¹ Protected by U.S. Patents 5,952,849; 6,873,065; 7,075,239. Other patents pending.

Rev. 0 [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADM4121-4121-1.pdf&product=ADM4121%20ADuM4121-1&rev=0)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

10/2016—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

Low-side voltages referenced to GND₁. High side voltages referenced to GND₂; 2.5 V ≤ V_{DD1} ≤ 6.5 V; 4.5 V ≤ V_{DD2} ≤ 35 V, T_J = −40°C to +125°C. All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at T_J = 25°C, V_{DD1} = 5.0 V, V_{DD2} = 15 V.

ADuM4121/ADuM4121-1 Data Sheet

¹ R_{GON} and R_{GOFF} are the external gate resistors in the test.

² t_{out} propagation delay is measured from the time of the input rising logic high threshold, V_{IH}, to the output rising 10% threshold of the V_{OUT} signal. t_{oHL} propagation delay is measured from the input falling logic low threshold, V_{IL} to the output falling 90% threshold of the V_{Ox} signal. Se[e Figure 24](#page-11-4) for waveforms of the propagation delay parameters.

3 t_{PSK} is the magnitude of the worst case difference in t_{DLH} and/or t_{DHL} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁴ t_{PSKHL} is the magnitude o[f](#page-11-4) the worst case difference in t_{DHL} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. See Figur

⁵ t_{eskih} is the magnitude o[f](#page-11-4) the worst case difference in t_{olh} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. See Figu

⁶ Static common-mode transient immunity (CMTI) is de[f](#page-11-4)ined as the largest dv/dt between GND₁ and GND₂, with inputs held either high or low, such that the output voltage remains either above 0.8 × V_{DD2} for output high or 0.8 V for output low. Operation with transients above recommended levels can cause momentary data upsets.

⁷ Dynamic common-mode transient immunity (CMTI) is defined as the largest dv/dt between GND₁ and GND₂ with the switching edge coincident with the transient test pulse. Operation with transients above the recommended levels can cause momentary data upsets.

REGULATORY INFORMATION

The [ADuM4121/](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf)[ADuM4121-1](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf) are pending approval by the organizations listed i[n Table 2.](#page-3-4)

Table 2.

PACKAGE CHARACTERISTICS

¹ The device is considered a two-terminal device: Pin 1 through Pin 4 are shorted together, and Pin 5 through Pin 8 are shorted together.

INSULATION AND SAFETY-RELATED SPECIFICATIONS

DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

This isolator is suitable for reinforced isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits.

Table 5. VDE Characteristics

Figure 2. Thermal Derating Curve, Dependence of Safety Limiting Values on Case Temperature, per DIN V VDE V 0884-10

RECOMMENDED OPERATING CONDITIONS

ABSOLUTE MAXIMUM RATINGS

Ambient temperature = 25°C, unless otherwise noted.

Table 7.

¹ Rating assumes V_{DD1} is above 2.5 V. V_I+ and V_I− are rated up to 6.5 V when V_{DD1} is unpowered.

² Referenced to GND₂, maximum of 40 V.

³ |CM| refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the Absolute Maximum Rating can cause latch-up or permanent damage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required. θ_{JA} is thermal resistance, junction to ambient (°C/W).

Table 8. Thermal Resistance

¹ Test Condition 1: thermal impedance simulated values are based on a 4-layer PCB.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

¹ Maximum continuous working voltage refers to continuous voltage magnitude imposed across the isolation barrier. See th[e Insulation Lifetime](#page-13-0) section for more details.

Table 10. Truth Table

¹ The output is low, but not actively driven because the device is not powered.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 11. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 4. V_I+ to V_{GATE} Waveform for 2 nF Load, 3.9 Ω Series Gate Resistor, V_{DD2} = 15 V (V_{GATE} Is the Voltage After a Gate Resistor)

Figure 5. V_I to V_{GATE} Waveform for 2 nF Load, 3.9 Ω Series Gate Resistor, $V_{DD2} = 15 V$

Figure 6. V_I+ to V_{GATE} Waveform for 2 nF Load, 0 Ω Series Gate Resistor, $V_{DD2} = 15 V$

Figure 7. V_I − to V_{GATE} Waveform for 2 nF Load, 0 Ω Series Gate Resistor, $V_{DD2} = 15 V$

Figure 8. Typical V_{DD1} Delay to Output Waveform, V_i+ = V_{DD1}, V_i- = GND₁

Figure 9. I_{DD2} vs. Duty Cycle, V_{DD1} = 5 V, Switching Frequency (f_{SW}) = 10 kHz, 2 nF Load

Figure 12. I_{DD2} vs. Frequency with 2 nF Load

Data Sheet **ADuM4121/ADuM4121-1**

Figure 13. Propagation Delay vs. V_{DD1} , V_{DD2} = 15 V, 2 nF Load, 0 Ω Gate Resistor

ADuM4121/ADuM4121-1 Data Sheet

Figure 16. Rise and Fall Time vs. V_{DD2}, 2 nF Load, 3.9 Ω Resistor

Figure 17. Peak Output Current vs. V_{DD2}, 2 Ω Series Resistance

Figure 18. Typical Output Resistance (RDSON) vs. VDD2

Figure 19. Typical Output Resistance (R_{DSON}) vs. Temperature, V_{DD2} = 15 V

THEORY OF OPERATION

Gate drivers are required in situations where fast rise times of switching device gates are desired. The gate signal for most enhancement type power devices are referenced to a source or emitter node. The gate driver must be able to follow this source or emitter node, necessitating isolation between the controlling signal and the output of the gate driver in topologies where the source or emitter nodes swing, such as a half bridge. Gate switching times are a function of drive strength of the gate driver. Buffer stages before a CMOS output reduce total delay time andincrease the final drive strength of the driver.

The [ADuM4121/](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf)[ADuM4121-1](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf) achieve isolation between the control side and output side of the gate driver by means of a high frequency carrier that transmits data across the isolation barrier using *i*Coupler chip scale transformer coils separated by layers of polyimide isolation. The encoding scheme used by the [ADuM4121/](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf)[ADuM4121-1](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf) is a positive logic on/off keying (OOK), meaning a high signal is transmitted by the presence of the carrier frequency across the *i*Coupler chip scale transformer coils. Positive logic encoding ensures that a low signal is seen on the output when the input side of the gate driver is unpowered. A low state is the most common safe state in enhancement mode power devices, driving in situations where shoot through conditions can exist. The architecture is designed for high common-mode transient immunity and high immunity to electrical noise and magnetic interference. Radiated emissions are minimized with a spread spectrum OOK carrier and other techniques such as differential coil layout. [Figure 20](#page-10-1) illustrates the encoding used by the [ADuM4121](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf)[/ADuM4121-1.](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf)

Figure 20. Operational Block Diagram of OOK Encoding

APPLICATIONS INFORMATION **PRINTED CIRCUIT BOARD (PCB) LAYOUT**

The [ADuM4121/](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf)[ADuM4121-1](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf) digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins, as shown in [Figure 21.](#page-11-5) Use a small ceramic capacitor with a value between 0.01 µF and 0.1 µF to provide a good high frequency bypass. On the output power supply pin, V_{DD2} , it is recommended to also add a 10 µF capacitor to provide the charge required to drive the gate capacitance at th[e ADuM4121/](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf)[ADuM4121-1](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf) outputs. On the output supply pin, the bypass capacitor use of vias must be avoided or multiple vias must be employed to reduce the inductance in the bypassing. The total lead length between both ends of the smaller capacitor and the input or output power supply pin must not exceed 20 mm.

VI+ and VI− Operation

The $ADuM4121/ADuM4121-1$ $ADuM4121/ADuM4121-1$ have two drive inputs, V_1 + and V_I−, to control the IGBT gate drive signals, V_{OUT}. Both the V_I+ and VI− pins use CMOS logic level inputs. Control the input logic of the V_I+ and V_I− pins by either asserting the V_I+ pin high, or the V_I− pin low. With the V_I− pin low, the V_I+ pin accepts positive logic. If V_1 + is held high, the V_1 − pin accepts negative logic.

Figure 22. VI+ and VI− Block Diagram

See [Figure 23](#page-11-6) for more details.

Figure 23. VI+ and VI− Timing Diagram

PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time a logic signal takes to propagate through a component. The propagation delay to a logic low output can differ from the propagation delay to a logic high output. Th[e ADuM4121](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf)[/ADuM4121-1](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf) specify tDLH (se[e Figure 24\)](#page-11-4) as the time between the rising input high logic threshold, V_{IH}, to the output rising 10% threshold. Likewise, the falling propagation delay, tDHL, is defined as the time between the input falling logic low threshold, V_{IL} , and the output falling 90% threshold. The rise and fall times are dependent on the loading conditions and are not included in the propagation delay, as is the industry standard for gate drivers.

Figure 24. Propagation Delay Parameters

Channel to channel matching refers to the maximum amount that the propagation delay differs between channels within a singl[e ADuM4121](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf)[/ADuM4121-1](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf) component.

Propagation delay skew refers to the maximum amount that the propagation delay differs between multiple [ADuM4121/](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf) [ADuM4121-1](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf) components operating under the same conditions.

UNDERVOLTAGE LOCKOUT (UVLO)

The [ADuM4121/](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf)[ADuM4121-1](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf) have UVLO protections for both the primary and secondary side of the device. If either the primary or secondary side voltages are below the falling edge UVLO, the device outputs a low signal. After the [ADuM4121/](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf) [ADuM4121-1](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf) are powered above the rising edge UVLO threshold, the device outputs the signal found at the input. Hysteresis is built into the UVLO to account for small voltage source ripple. The primary side UVLO thresholds are common among all models. There are three options for the secondary output UVLO thresholds, listed i[n Table 12.](#page-11-7)

Table 12. List of Model Options

OUTPUT LOAD CHARACTERISTICS

The [ADuM4121/](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf)[ADuM4121-1](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf) output signals depend on the characteristics of the output load, which is typically an N channel MOSFET. Model the driver output response to an N channel MOSFET load with a switch output resistance (R_{SW}) , an inductance due to the printed circuit board trace (L_{TRACE}) , a series gate resistor (R_{GATE}), and a gate to source capacitance (C_{GS}), as shown in [Figure 25.](#page-12-2)

RSW is the switch resistance of the interna[l ADuM4121](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf)[/ADuM4121-1](http://www.analog.com/ADuM4121?doc=ADuM4121.pdf) driver output, which is about 1.5 Ω . RGATE is the intrinsic gate resistance of the MOSFET or IGBT and any external series resistance. A MOSFET or IGBT that requires a 2 A gate driver has a typical intrinsic gate resistance of about 1 Ω and a gate to source capacitance, CGS, of between 2 nF and 10 nF. LTRACE is the inductance of the printed circuit board trace, typically a value of 5 nH or less for a well designed layout with a very short and wide connection from th[e ADuM4121](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf)[/ADuM4121-1](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf) output to the gate of the MOSFET or IGBT.

The following equation defines the quality factor, Q, of the RLC circuit, which indicates how the [ADuM4121](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf)[/ADuM4121-1](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf) output responds to a step change. For a well damped output, Q is less than one. Adding a series gate resistance dampens the output response.

$$
Q = \frac{1}{(R_{SW} + R_{GATE})} \times \sqrt{\frac{L_{TRACE}}{C_{GS}}}
$$

Output ringing is reduced by adding a series gate resistance to dampen the response. The waveforms shown i[n Figure 4](#page-7-1) show a correctly damped example with a 2 nF load and a 3.9 Ω external series gate resistor. The waveforms shown in [Figure 6](#page-7-2) show an underdamped example with a 2 nF load and a 0 Ω external series gate resistor.

Figure 25. RLC Model of the Gate of an N Channel MOSFET

Miller Clamp

The [ADuM4121/](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf)[ADuM4121-1](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf) have an integrated Miller clamp to reduce voltage spikes on the MOSFET or IGBT gate caused by the Miller capacitance during shutoff of the MOSFET or IGBT. When the input gate signal requests the IGBT to be turned off (driven low), the Miller clamp MOSFET is off initially. After the voltage on the gate sense pin crosses the 2 V internal voltage reference that is referenced to GND2, the internal Miller clamp latches on for the remainder of the off time of the MOSFET or IGBT, creating a second low impedance current path for the gate current to follow. The Miller clamp switch remains on until the input drive signal changes from low to high. An example waveform of the timings is shown in [Figure 26.](#page-12-3)

POWER DISSIPATION

During the driving of a MOSFET or IGBT gate, the driver must dissipate power. This power is not insignificant, and can lead to thermal shutdown (TSD) if considerations are not made. The gate of an IGBT can be approximately simulated as a capacitive load. Due to Miller capacitance and other nonlinearities, it is common practice to take the stated input capacitance of a given MOSFET or IGBT, C_{ISS}, and multiply it by a factor of 3 to 5 to arrive at a conservative estimate of the approximate load being driven. With this value, the estimated total power dissipation in the system due to switching action is given by

 $P_{DISS} = C_{EST} \times (V_{DD2} - GND_2)^2 \times f_{SW}$

where:

 $C_{EST} = C_{ISS} \times 5$. *f_{SW}* is the switching frequency of the IGBT.

Alternately, the gate charge can be used as follows:

 $P_{\text{DISS}} = Q_G \times (V_{\text{DD2}} - GND_2) \times f_{\text{SW}}$

where Q_G is the total gate charge of the device being driven.

This power dissipation is shared between the internal on resistances of the internal gate driver switches, and the external gate resistances, RGON and RGOFF. The ratio of the internal gate resistances to the total series resistance allows the calculation of losses seen within th[e ADuM4121](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf)[/ADuM4121-1](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf) devices. The following calculations for th[e ADuM4121a](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf)lso apply to th[e ADuM4121-1.](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf)

```
P_{DISS\_ADuM4121} = P_{DISS} \times 0.5(R_{DSON\_P}/(R_{GON} + R_{DSON\_P}) +0.5(R_{DSON}N/(R_{GOFF} + R_{DSON}N))
```
Taking this power dissipation found inside the chip, and multiplying it by the θ_{JA} gives the rise above ambient temperature that the [ADuM4121](http://www.analog.com/ADuM4121?doc=ADuM4121.pdf) experiences.

 $T_{ADuM4121} = \theta_{IA} \times P_{DISSADuM4121} + T_{AMB}$

For the device to remain within specification, TADUM4121 must not exceed 125°C. If TADuM4121 exceeds the TSD rising edge, the device enters TSD, and the output remains low until the TSD falling edge is crossed. Th[e ADuM4121-1](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf) does not include thermal shutdown.

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the [ADuM4121/](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf) [ADuM4121-1.](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf)

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage.

The values shown i[n Table 9 s](#page-5-2)ummarize the peak voltage for 50 years of service life for a bipolar ac operating condition, and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than the 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of th[e ADuM4121/](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf)[ADuM4121-1](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf) depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc[. Figure 27,](#page-13-2) [Figure 28,](#page-13-3) and [Figure 29](#page-13-4) illustrate these different isolation voltage waveforms.

A bipolar ac voltage environment is the worst case for the *i*Coupler products and is the 50-year operating lifetime that Analog Devices recommends for maximum working voltage. In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This unipolar ac or dc voltage operation allows operation at higher working voltages while still achieving a 50-year service life. Any cross insulation voltage waveform that does not conform t[o Figure 28](#page-13-3) o[r Figure 29 m](#page-13-4)ust be treated as a bipolar ac waveform, and its peak voltage must be limited to the 50-year lifetime voltage value listed i[n Table 9.](#page-5-2)

Note that the voltage presented i[n Figure 28 i](#page-13-3)s shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.

Figure 29. DC Waveform

TYPICAL APPLICATIONS

A typical application of th[e ADuM4121/](http://www.analog.com/ADuM4121?doc=ADuM4121_4121-1.pdf)[ADuM4121-1](http://www.analog.com/ADuM4121-1?doc=ADuM4121_4121-1.pdf) is shown in [Figure 30.](#page-13-5) An external gate resistor, RG, controls the rise and fall times of the gate voltage seen at the device being driven. An optional turn off path is available for further tuning by creating a parallel path through D1. An example bootstrap setup is shown in [Figure 31.](#page-14-0) In both of these examples, the VI− pins are tied low, creating a positive logic input to the gate drivers. In this manner, the V_I− pins act as a disable pin, bringing the outputs low if the V_I− pins are brought high.

Figure 30. Typical Application Diagram, Single Device

Data Sheet **ADuM4121/ADuM4121-1**

ADuM4121/ADuM4121-1 Data Sheet

OUTLINE DIMENSIONS

Figure 32. 8-Lead Standard Small Outline Package, with Increased Creepage [SOIC_IC] Wide Body (RI-8-1)

Dimensions shown in millimeters

ORDERING GUIDE

¹ Z = RoHS Compliant Part.

09-17-2014-B

09-17-2014-B

ООО "ЛайфЭлектроникс" "LifeElectronics" LLC

ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 30101810900000000703 БИК 044030703

 Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

 Мы предлагаем:

- *Конкурентоспособные цены и скидки постоянным клиентам.*
- *Специальные условия для постоянных клиентов.*
- *Подбор аналогов.*
- *Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.*
- *Приемлемые сроки поставки, возможна ускоренная поставка.*
- *Доставку товара в любую точку России и стран СНГ.*
- *Комплексную поставку.*
- *Работу по проектам и поставку образцов.*
- *Формирование склада под заказчика.*
- *Сертификаты соответствия на поставляемую продукцию (по желанию клиента).*
- *Тестирование поставляемой продукции.*
- *Поставку компонентов, требующих военную и космическую приемку.*
- *Входной контроль качества.*
- *Наличие сертификата ISO.*

 В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- *Регистрацию проекта у производителя компонентов.*
- *Техническую поддержку проекта.*
- *Защиту от снятия компонента с производства.*
- *Оценку стоимости проекта по компонентам.*
- *Изготовление тестовой платы монтаж и пусконаладочные работы.*

 Tел: +7 (812) 336 43 04 (многоканальный) Email: org@lifeelectronics.ru

www[.lifeelectronics.ru](http://lifeelectronics.ru/)