## **General Description**

The MAX1302 multirange, low-power, 16-bit, successive-approximation, analog-to-digital converter (ADC) operates from a single +5V supply and achieves throughput rates up to 115ksps. A separate digital supply allows digital interfacing with a 2.7V to 5.25V system using the SPI-/QSPI<sup>TM</sup>-/MICROWIRE<sup>®</sup>-compatible serial interface. Partial power-down mode reduces the supply current to 1.3mA (typ). Full power-down mode reduces the power-supply current to 1µA (typ).

The MAX1302 provides eight (single-ended) or four (true differential) analog input channels. Each analog input channel is independently software programmable for seven single-ended input ranges (0V to +VREF/2, -VREF/2 to 0V, 0V to +VREF, -VREF to 0V,  $\pm$ VREF/2, and  $\pm$ VREF), and three differential input ranges ( $\pm$ VREF/2,  $\pm$ VREF,  $\pm$ 2 x VREF).

An on-chip +4.096V reference offers a small convenient ADC solution. The MAX1302 also accepts an external reference voltage between 3.800V and 4.136V.

The MAX1302 is available in a 24-pin TSSOP package and is specified for operation from -40°C to +85°C.

## **Applications**

Industrial Control Systems Data-Acquisition Systems Avionics Robotics

## \_Features

- Software-Programmable Input Range for Each Channel
- Single-Ended Input Ranges
   0V to +V<sub>REF</sub>/2, -V<sub>REF</sub>/2 to 0V, 0V to +V<sub>REF</sub>,
   -V<sub>REF</sub> to 0V, ±V<sub>REF</sub>/4, ±V<sub>REF</sub>/2, and ±V<sub>REF</sub>
- Differential Input Ranges ±VREF/2, ±VREF, and ±2 x VREF
- Eight Single-Ended or Four Differential Analog Inputs (MAX1302)
- ♦ ±6V Overvoltage Tolerant Inputs
- Internal or External Reference
- 115ksps Maximum Sample Rate
- Single +5V Power Supply
- ♦ 24-Pin TSSOP Package


## **Ordering Information**

PART	PIN-PACKAGE	CHANNELS
MAX1302AEUG+	24 TSSOP	8
MAX1302BEUG+	24 TSSOP	8

**Note:** All devices are specified over the -40°C to +85°C operating temperature range.

+Denotes a lead(Pb)-free/RoHS-compliant package.

## **Pin Configuration**



QSPI is a trademark of Motorola, Inc. MICROWIRE is a registered trademark of National Semiconductor Corp.

## 

\_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

# **MAX1302**

## **ABSOLUTE MAXIMUM RATINGS**

AVDD1 to AGND10.3V to +6V
AVDD2 to AGND20.3V to +6V
DVDD to DGND0.3V to +6V
DVDDO to DGNDO0.3V to +6V
DVDD to DVDDO0.3V to +6V
DVDD, DVDDO to AVDD10.3V to +6V
AVDD1, DVDD, DVDDO to AVDD20.3V to +6V
DGND, DGNDO, AGND3, AGND2 to AGND10.3V to +0.3V
CS, SCLK, DIN, DOUT, SSTRB to
DGNDO0.3V to (V <sub>DVDDO</sub> + 0.3V)

CH0–CH7 to AGND16V to +6V REF, REFCAP to AGND10.3V to $(V_{AVDD1} + 0.3V)$ Continuous Current (any pin)0.3V to $(V_{AVDD1} + 0.3V)$ Continuous Power Dissipation (Multilayer board, $T_A = +70^{\circ}C$ ) 24-Pin TSSOP (derate 13.9mW/°C above +70°C)1111.1mW Operating Temperature Range40°C to +85°C Junction Temperature Range40°C to +150°C Storage Temperature Range65°C to +150°C Lead Temperature (soldering, 10s)+300°C
Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{AVDD1} = V_{AVDD2} = V_{DVDD} = V_{DVDD0} = 5V, V_{AGND1} = V_{DGND} = V_{DGND0} = V_{AGND2} = V_{AGND3} = 0V, f_{CLK} = 3.5MHz$  (50% duty cycle), external clock mode, V<sub>REF</sub> = 4.096V (external reference operation), REFCAP = AVDD1, maximum single-ended bipolar input range (±V<sub>REF</sub>), C<sub>DOUT</sub> = 50pF, C<sub>SSTRB</sub> = 50pF, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.)

PARAMETER	SYMBOL	COND	DITIONS	MIN	ТҮР	MAX	UNITS	
DC ACCURACY (Notes 1, 2)		•						
Resolution				16			Bits	
Integral Naplingerity	INL	MAX1302A			±1.0	±2		
Integral Nonlinearity		MAX1302B			±1.0	±4	LSB	
Differential Nonlinearity	DNL	No missing codes	No missing codes			+2	LSB	
Transition Noise		External or internal re-	ference		1		LSB <sub>RMS</sub>	
		Single-ended inputs	Unipolar		0	±7.5		
Offect Freeze		Single-ended inputs	Bipolar		-1.0	±7.5	mV	
Offset Error		Differential inputs (Note 3)	Bipolar		-2.0	±10	mv	
Channel-to-Channel Gain Matching		Unipolar or bipolar			0.025		%FSR	
Channel-to-Channel Offset Error Matching		Unipolar or bipolar			1.0		mV	
		Unipolar			3			
Offset Temperature Coefficient		Bipolar			1		µV/°C	
		Fully differential			2			
		Unipolar				±0.5		
Gain Error		Bipolar				±0.8	%FSR	
		Fully differential				±1		
Gain Temperature Coefficient		Unipolar Bipolar			1.5		ppm/°C	
					1.0		ppin, o	
DYNAMIC SPECIFICATIONS fIN(S	SINE-WAVE) =	5kHz, V <sub>IN</sub> = FSR - 0.0	5dB, f <sub>SAMPLE</sub> = 130	ksps (Notes	1, 2)			
		Differential inputs, FS	$R = 2 \times V_{REF}$		90			
Signal-to-Noise Plus Distortion	SINAD	Single-ended inputs, FSR = V <sub>REF</sub>			88		dB	
	SINAD	Single-ended inputs,	$FSR = V_{REF}/2$		85		ub	
		Single-ended inputs,	$FSR = V_{REF}/4$	80	82			



## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{AVDD1} = V_{AVDD2} = V_{DVDD} = V_{DVDD0} = 5V, V_{AGND1} = V_{DGND} = V_{DGND0} = V_{AGND2} = V_{AGND3} = 0V, f_{CLK} = 3.5MHz$  (50% duty cycle), external clock mode,  $V_{REF} = 4.096V$  (external reference operation), REFCAP = AVDD1, maximum single-ended bipolar input range (± $V_{REF}$ ),  $C_{DOUT} = 50$ pF,  $C_{SSTRB} = 50$ pF,  $T_A = -40^{\circ}$ C to +85°C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}$ C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS	
		Differential inputs, FSR = $2 \times V_{REF}$		90			
Oine al ta Nais a Datia		Single-ended inputs, FSR = V <sub>REF</sub>		88		-10	
Signal-to-Noise Ratio	SNR	Single-ended inputs, FSR = $V_{REF}/2$		85		dB	
		Single-ended inputs, FSR = $V_{REF}/4$		82			
Total Harmonic Distortion (Up to the 5th Harmonic)	THD			-98		dB	
Spurious-Free Dynamic Range	SFDR		90	99		dB	
Aperture Delay	t <sub>AD</sub>	Figure 21		15		ns	
Aperture Jitter	t <sub>AJ</sub>	Figure 21		100		ps	
Channel-to-Channel Isolation				105		dB	
CONVERSION RATE	<u>.</u>						
		External clock mode, Figure 2			114		
Byte-Wide Throughput Rate	fsample	External acquisition mode, Figure 3			84	ksps	
		Internal clock mode, Figure 4			106		
ANALOG INPUTS (CH0-CH7 MA	X1302, AGNI	D1)					
Small-Signal Bandwidth		All input ranges, VIN = 100mVP-P (Note 2)		1.5		MHz	
Full-Power Bandwidth		All input ranges, VIN = 4VP-P (Note 2)		700		kHz	
		R[2:1] = 001	-V <sub>REF</sub> /4		+V <sub>REF</sub> /4		
		R[2:1] = 010	-V <sub>REF</sub> /2		0		
		R[2:1] = 011	0		+V <sub>REF</sub> /2		
Input Voltage Range (Table 6)	V <sub>CH</sub> _	R[2:1] = 100	-V <sub>REF</sub> /2		+V <sub>REF</sub> /2	V	
		R[2:1] = 101	-V <sub>REF</sub>		0		
		R[2:1] = 110	0		+V <sub>REF</sub>		
		R[2:1] = 111	-V <sub>REF</sub>		+V <sub>REF</sub>	<u> </u>	
True-Differential Analog Common- Mode Voltage Range	VCMDR	DIF/SGL = 1 (Note 4)	-4.75		+5.50	V	
Common-Mode Rejection Ratio	CMRR	$DIF/\overline{SGL} = 1$ , input voltage range = $\pm V_{REF}/4$		75		dB	
			1500		050		
Input Current	ICH_	$-V_{REF} < V_{CH} < +V_{REF}$	-1500		+650	μA	
Input Current Input Capacitance	I <sub>CH</sub> _ С <sub>CH</sub> _	-VREF < VCH_ < +VREF	-1500	5	+650	μA pF	

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{AVDD1} = V_{AVDD2} = V_{DVDD} = V_{DVDD0} = 5V, V_{AGND1} = V_{DGND} = V_{DGND0} = V_{AGND2} = V_{AGND3} = 0V, f_{CLK} = 3.5MHz$  (50% duty cycle), external clock mode,  $V_{REF} = 4.096V$  (external reference operation), REFCAP = AVDD1, maximum single-ended bipolar input range (± $V_{REF}$ ),  $C_{DOUT} = 50$ pF,  $C_{SSTRB} = 50$ pF,  $T_A = -40^{\circ}$ C to +85°C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}$ C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
INTERNAL REFERENCE (Bypas	ss REFCAP wi	ith 0.1µF to AGND1 and REF with 1.0µF to .	AGND1)			
Reference Output Voltage	V <sub>REF</sub>		4.056	4.096	4.136	V
Reference Temperature Coefficient	TC <sub>REF</sub>			±30		ppm/°C
	1	REF shorted to AGND1		10		
Reference Short-Circuit Current	IREFSC	REF shorted to AVDD		-1		mA
Reference Load Regulation		$I_{\text{REF}} = 0$ to 0.5mA		0.1	10	mV
EXTERNAL REFERENCE (REF	CAP = AVDD)					
Reference Input Voltage Range	VREF		3.800		4.136	V
REFCAP Buffer Disable Threshold	VRCTH	(Note 5)	VAVDD1 - 0.4		VAVDD1 - 0.1	V
Reference Input Current	IREF	V <sub>REF</sub> = +4.096V, external clock mode, external acquisition mode, internal clock mode, or partial power-down mode		90	200	μA
		V <sub>REF</sub> = +4.096V, full power-down mode		±0.1	±10	
Reference Input Resistance	R <sub>REF</sub>	External clock mode, external acquisition mode, internal clock mode, or partial power-down mode	20	45		kΩ
		Full power-down mode		40		MΩ
DIGITAL INPUTS (DIN, SCLK, C	S)					1
Input High Voltage	VIH		0.7 x V <sub>DVDDO</sub>			V
Input Low Voltage	VIL				0.3 x V <sub>DVDDO</sub>	V
Input Hysteresis	V <sub>HYST</sub>			0.2		V
Input Leakage Current	l <sub>IN</sub>	$V_{IN} = 0V$ to $V_{DVDDO}$	-10		+10	μA
Input Capacitance	CIN			10		pF
DIGITAL OUTPUTS (DOUT, SST	RB)					
Output Low Voltage	VOL	$V_{\text{DVDDO}} = 4.75 \text{V}, I_{\text{SINK}} = 10 \text{mA}$	0.4		0.4	V
Output Low Voltage	VOL	$V_{DVDDO} = 2.7V, I_{SINK} = 5mA$			0.4	v
Output High Voltage V <sub>OH</sub>		ISOURCE = 0.5mA	V <sub>DVDDO</sub> - 0.4			V
DOUT Three-State Leakage	IDDO	$\overline{\text{CS}} = \text{DVDDO}$	-10		+10	μA
POWER REQUIREMENTS (AVD	D1 and AGND	1, AVDD2 and AGND2, DVDD and DGND, I	OVDDO and	DGNDC	)	
Analog Supply Voltage	VAVDD1		4.75		5.25	V
Digital Supply Voltage	V <sub>DVDD</sub>		4.75		5.25	V

## ELECTRICAL CHARACTERISTICS (continued)

 $(V_{AVDD1} = V_{AVDD2} = V_{DVDD} = V_{DVDD0} = 5V, V_{AGND1} = V_{DGND} = V_{DGND0} = V_{AGND2} = V_{AGND3} = 0V, f_{CLK} = 3.5MHz$  (50% duty cycle), external clock mode,  $V_{REF} = 4.096V$  (external reference operation), REFCAP = AVDD1, maximum single-ended bipolar input range (± $V_{REF}$ ),  $C_{DOUT} = 50$ pF,  $C_{SSTRB} = 50$ pF,  $T_A = -40^{\circ}$ C to +85°C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}$ C.)

Digital I/O Supply VoltageVAUDDAncountAncountAncountAncountAVDD1 Supply CurrentIAVDD1External clock mode, external acquisition mode, or internal clock modeInternal reference $2.70$ $5.25$ VAVDD1 Supply CurrentIDVDDExternal clock mode, external acquisition mode, or internal clock modeInternal reference $2.5$ $3$ $mr$ DVDD Supply CurrentIDVDDExternal clock mode, external acquisition mode, or internal clock mode $0.9$ $2$ $mr$ AVDD2 Supply CurrentIAVDD2External clock mode, external acquisition mode, or internal clock mode $0.2$ $1$ $mr$ DVDD Supply CurrentIDVDDExternal clock mode, external acquisition mode, or internal clock mode $0.2$ $1$ $mr$ DVDDO Supply CurrentIDVDDOExternal clock mode, external acquisition mode, or internal clock mode $0.2$ $1$ $mr$ DVDD Supply Rejection RatioPSRRAll analog input ranges $\pm 0.5$ $2$ $\mu\mu$ Power-Supply Rejection RatioPSRRAll analog input ranges $0.272$ $62$ $\mu\mu$ SCLK PeriodtcpExternal clock mode $0.272$ $62$ $\mu\mu$ SCLK High Pulse Width (Note 6)tcp $External clock mode109 mrSCLK Low Pulse Width (Note 6)tcpExternal clock mode109 mrInternal clock mode109 mrmrmrInternal clock mode109 mrmr$	PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS
AVDD1 Supply Current       IAVD01       External clock mode, external acquisition mode, or internal clock mode external acquisition mode, or internal clock mode       Internal reference       3       3.5       mm         DVDD Supply Current       IDVDD       External clock mode, external acquisition mode, or internal clock mode external acquisition mode, or internal clock mode       0.9       2       mm         AVDD2 Supply Current       IAVDD2       External clock mode, external acquisition mode, or internal clock mode       0.9       2       mm         AVDD2 Supply Current       IAVDD2       External clock mode, external acquisition mode, or internal clock mode       12       20       mm         DVDDO Supply Current       IDVDD0       External clock mode, external acquisition mode       0.2       1       mm         Total Supply Current       IDVDD0       External clock mode       0.2       1       mm         Power-Supply Rejection Ratio       PSRR       All analog input ranges       ±0.5       LS         TIMING CHARACTERISTICS (Figures 15 and 16)       External clock mode       0.272       62       pr         SCLK Period       tcp       External clock mode       0.1       mm       mm         SCLK High Pulse Width (Note 6)       tcL       External clock mode       92       mm       mm <td< td=""><td>Preamplifier Supply Voltage</td><td>Vavdd2</td><td></td><td></td><td>4.75</td><td></td><td>5.25</td><td>V</td></td<>	Preamplifier Supply Voltage	Vavdd2			4.75		5.25	V
AVDD1 Supply CurrentIAVDD1external acquisition mode, or internal clock modeinternal reference $3.3$ $3.3$ $3.3$ DVDD Supply CurrentIDVDDExternal clock mode, external acquisition mode, or internal clock mode $0.9$ $2$ mmAVDD2 Supply CurrentIAVDD2External clock mode, external acquisition mode, or internal clock mode $0.9$ $2$ mmAVDD2 Supply CurrentIAVDD2External clock mode, external acquisition mode, or internal clock mode $0.2$ $1$ $mm$ DVDDO Supply CurrentIDVDD0External clock mode, external acquisition mode, or internal clock mode $0.2$ $1$ $mm$ Total Supply Rejection RatioPSRRAll analog input ranges $\pm 0.5$ $LS$ $LS$ TINING CHARACTERISTICS (Figures 15 and Full power-down mode $0.272$ $62$ $\mu\mu$ SCLK PeriodtcpExternal clock mode $0.272$ $62$ $\mu\mu$ SCLK High Pulse Width (Note 6)tcpExternal clock mode $0.228$ $62$ $\mu\mu$ SCLK Low Pulse Width (Note 6)tcpExternal clock mode $0.1$ $mm$ SCLK Low Pulse Width (Note 6)tcpExternal clock mode $92$ $mm$ SCLK SetuptcpExternal clock mode $92$ $mm$ Internal clock mode $92$ $mm$ $mm$ SCLK Holdtop $top$ $mm$ $mm$ Internal clock mode $92$ $mm$ $mm$ Internal clock mode $92$ $mm$ $mm$ Internal clock mode <td>Digital I/O Supply Voltage</td> <td>Vdvddo</td> <td></td> <td></td> <td>2.70</td> <td></td> <td>5.25</td> <td>V</td>	Digital I/O Supply Voltage	Vdvddo			2.70		5.25	V
mode, or internal clock mode       External reference       2.5       3         DVDD Supply Current       IDVDD       External clock mode, external acquisition mode, or internal clock mode       0.9       2       mode         AVDD2 Supply Current       IAVDD2       External clock mode, external acquisition mode, or internal clock mode       12       20       mode         DVDD Supply Current       IAVDD2       External clock mode, external acquisition mode, or internal clock mode       0.2       1       mode         DVDDO Supply Current       IDVDD0       External clock mode, external acquisition mode, or internal clock mode       0.2       1       mode         Total Supply Current       Partial power-down mode       1.3       mode       mode       1.4       mode         Power-Supply Rejection Ratio       PSRR       All analog input ranges       ±0.5       LS       LS         SCLK Period       tcp       External clock mode       0.272       62       prescretain acquisition mode       109       mode         SCLK High Pulse Width (Note 6)       tcp       External clock mode       109       mode       mode       109       mode         SCLK Low Pulse Width (Note 6)       tcl       External clock mode       109       mode       mode       109       mode				Internal reference		3	3.5	m ^
$ \begin{array}{c c c c c c } \hline \text{DVDD supply Current} & \text{IDVDD} & \text{mode, or internal clock mode} & 0.9 & 2 & \text{max} \\ \hline \text{AVDD2 Supply Current} & \text{IAVD2} & \begin{array}{c c c c c c c c c c c c c c c c c c c $	AVDD I Supply Current	IAVDD1	,	External reference		2.5	3	ΠA
$\begin{array}{ c c c c c c c } \hline \text{AVDD2} & \text{inde, or internal clock mode} & 12 & 20 & 11 \\ \hline \text{mode, or internal clock mode} & 0.2 & 1 & m \\ \hline \text{DVDDO Supply Current} & \hline Partial power-down mode} & 1.3 & m \\ \hline \text{Full power-down mode} & 2 & \mu \\ \hline \text{Power-Supply Rejection Ratio} & PSRR & All analog input ranges & \pm 0.5 & LS \\ \hline \textbf{TMING CHARACTERISTICS (Figures 15 and 16)} & \\ \hline \text{SCLK Period} & t_{CP} & \hline \text{External clock mode} & 0.272 & 62 \\ \hline \text{External acquisition mode} & 0.228 & 62 \\ \hline \text{Internal clock mode} & 0.1 & \\ \hline \text{External clock mode} & 0.1 & \\ \hline \text{SCLK High Pulse Width (Note 6)} & t_{CH} & \hline \text{External clock mode} & 109 & \\ \hline \text{SCLK Low Pulse Width (Note 6)} & t_{CL} & \hline \text{External clock mode} & 109 & \\ \hline \text{SCLK Low Pulse Width (Note 6)} & t_{CL} & \hline \text{External clock mode} & 109 & \\ \hline \text{SCLK Setup} & t_{DS} & \\ \hline \text{Internal clock mode} & 109 & \\ \hline \text{Internal clock mode} & 109 & \\ \hline \text{External acquisition mode} & 92 & \\ \hline \text{Internal clock mode} & 109 & \\ \hline \text{Internal clock mode} & 109 & \\ \hline \text{SCLK Low Pulse Width (Note 6)} & t_{CL} & \hline \hline \text{External clock mode} & 109 & \\ \hline \text{Internal clock mode} & 100 & \\ \hline \text{Internal clock mode} & 00 & \\ \hline Internal clock m$	DVDD Supply Current	IDVDD				0.9	2	mA
$ \begin{array}{c c c c c c c } \hline \text{DVDDO Supply Current} & IDVDO & mode, or internal clock mode & 0.2 & 1 & mode, \\ \hline \text{mode, or internal clock mode} & 0.2 & 1 & mode, \\ \hline \text{Total Supply Current} & Partial power-down mode & 1.3 & mode, \\ \hline \text{Full power-down mode} & 2 & \mu\mu \\ \hline \text{Full power-down mode} & 1.0 & 1$	AVDD2 Supply Current	IAVDD2				12	20	mA
Total Supply CurrentFull power-down mode2 $\mu$ Power-Supply Rejection RatioPSRRAll analog input ranges $\pm 0.5$ LSTIMING CHARACTERISTICS (Figures 15 and 16)External clock mode $0.272$ $62$ External acquisition mode $0.272$ $62$ Internal clock mode $0.272$ $62$ Internal clock mode $0.272$ $62$ External acquisition mode $0.272$ $62$ SCLK Period $t_{CP}$ External clock mode $0.1$ $109$ External clock mode $0.1$ External clock mode $0.1$ External clock mode $0.1$ SCLK High Pulse Width (Note 6) $t_{CH}$ External clock mode $109$ $ms$ Internal clock mode $109$ $ms$ Internal clock mode $109$ $ms$ SCLK Low Pulse Width (Note 6) $t_{CL}$ External acquisition mode $92$ $ms$ Internal clock mode $40$ $ms$ Internal clock mode $40$ $ms$ DIN to SCLK Setup $t_{DH}$ $t_{DH}$ $ms$ DIN to SCLK Hold $t_{DH}$ $t_{DO}$ $ms$ Total clock mode $40$ $ms$	DVDDO Supply Current	IDVDDO				0.2	1	mA
Power-Supply Rejection RatioPSRRAll analog input ranges2 $\mu$ Power-Supply Rejection RatioPSRRAll analog input ranges $\pm 0.5$ LSTIMING CHARACTERISTICS (Figures 15 and 16) $\pm 0.5$ LSSCLK PeriodtCPExternal clock mode $0.272$ $62$ SCLK PeriodtCPExternal acquisition mode $0.228$ $62$ Internal clock mode $0.1$ $109$ $109$ $109$ SCLK High Pulse Width (Note 6)tCHExternal acquisition mode $92$ $109$ SCLK Low Pulse Width (Note 6)tCLExternal clock mode $109$ $109$ SCLK Low Pulse Width (Note 6)tCLExternal clock mode $109$ $109$ SCLK Low Pulse Width (Note 6)tCLExternal clock mode $40$ $109$ DIN to SCLK SetuptDSInternal clock mode $40$ $109$ DIN to SCLK HoldtDH $0$ $109$ $109$ SCLK Fall to DOUT ValidtDO $109$ $109$ $109$	Total Supply Current		Partial power-down m	Partial power-down mode		1.3		mA
TIMING CHARACTERISTICS (Figures 15 and 16)SCLK PeriodtcpExternal clock mode $0.272$ $62$ SCLK PeriodtcpExternal acquisition mode $0.228$ $62$ Internal clock mode $0.1$ Internal clock mode $0.1$ SCLK High Pulse Width (Note 6)tcHExternal acquisition mode $92$ nsInternal clock mode $109$ Internal clock mode $40$ $109$ SCLK Low Pulse Width (Note 6)tcLExternal clock mode $109$ nsSCLK Low Pulse Width (Note 6)tcLExternal clock mode $109$ nsInternal clock mode $109$ Internal clock mode $109$ nsSCLK Low Pulse Width (Note 6)tcLExternal clock mode $109$ nsInternal clock mode $109$ Internal clock mode $92$ nsInternal clock Mode $40$ $109$ nsSCLK SetuptbS $40$ nsDIN to SCLK HoldtbH $0$ nsSCLK Fall to DOUT ValidtbO $40$ ns	Total Supply Current		Full power-down mod	e		2		μA
SCLK PeriodExternal clock mode0.27262SCLK PeriodtcpExternal acquisition mode0.22862Internal clock mode0.1109109SCLK High Pulse Width (Note 6)tcHExternal clock mode109SCLK Low Pulse Width (Note 6)tcHExternal clock mode40SCLK Low Pulse Width (Note 6)tcLExternal clock mode109SCLK Low Pulse Width (Note 6)tcLExternal clock mode109SCLK Low Pulse Width (Note 6)tcLExternal clock mode109DIN to SCLK SetuptDS40negDIN to SCLK HoldtDH0negSCLK Fall to DOUT ValidtDO40neg	Power-Supply Rejection Ratio	PSRR	All analog input range	es		±0.5		LSB
SCLK PeriodtcpExternal acquisition mode0.22862particularSCLK Period0.11090.1109 <td>TIMING CHARACTERISTICS (Fig</td> <td>jures 15 and</td> <td>16)</td> <td></td> <td></td> <td></td> <td></td> <td></td>	TIMING CHARACTERISTICS (Fig	jures 15 and	16)					
Internal clock mode     0.1       Internal clock mode     109       SCLK High Pulse Width (Note 6)     tCH       External acquisition mode     92       Internal clock mode     40       Internal clock mode     109       SCLK Low Pulse Width (Note 6)     tCL       External acquisition mode     92       Internal clock mode     40       SCLK Low Pulse Width (Note 6)     tCL       External acquisition mode     92       Internal clock mode     40       DIN to SCLK Setup     tDS       DIN to SCLK Hold     tDH       SCLK Fall to DOUT Valid     tDO			External clock mode		0.272		62	
SCLK High Pulse Width (Note 6)       t <sub>CH</sub> External clock mode       109       ns         SCLK High Pulse Width (Note 6)       t <sub>CH</sub> External acquisition mode       92       ns         SCLK Low Pulse Width (Note 6)       t <sub>CL</sub> External clock mode       109       ns         SCLK Low Pulse Width (Note 6)       t <sub>CL</sub> External clock mode       109       ns         DIN to SCLK Setup       t <sub>DS</sub> Internal clock mode       40       ns         DIN to SCLK Hold       t <sub>DH</sub> 0       ns         SCLK Fall to DOUT Valid       t <sub>DO</sub> 40       ns	SCLK Period	tCP	External acquisition mode		0.228		62	μs
SCLK High Pulse Width (Note 6)       tcH       External acquisition mode       92       ns         Internal clock mode       40       40       92       ns         SCLK Low Pulse Width (Note 6)       tcL       External clock mode       109       ns         SCLK Low Pulse Width (Note 6)       tcL       External clock mode       92       ns         DIN to SCLK Setup       tbS       Internal clock mode       40       ns         DIN to SCLK Hold       tbH       0       ns         SCLK Fall to DOUT Valid       tbO       40       ns			Internal clock mode		0.1			
Internal clock mode     40       SCLK Low Pulse Width (Note 6)     tcL     External clock mode     109       External acquisition mode     92     ns       Internal clock mode     40     109       DIN to SCLK Setup     tbs     40     ns       DIN to SCLK Hold     tbH     0     ns       SCLK Fall to DOUT Valid     tbO     40     ns			External clock mode		109			
SCLK Low Pulse Width (Note 6)     tcL     External clock mode     109       External acquisition mode     92     ns       Internal clock mode     40     ns       DIN to SCLK Setup     tDS     40     ns       DIN to SCLK Hold     tDH     0     ns       SCLK Fall to DOUT Valid     tDO     40     ns	SCLK High Pulse Width (Note 6)	tсн	External acquisition mode		92			ns
SCLK Low Pulse Width (Note 6)     tcL     External acquisition mode     92     ns       Internal clock mode     40       DIN to SCLK Setup     tDS     40     ns       DIN to SCLK Hold     tDH     0     ns       SCLK Fall to DOUT Valid     tDO     40     ns			Internal clock mode		40			
Internal clock mode     40       DIN to SCLK Setup     tDs     40     ns       DIN to SCLK Hold     tDH     0     ns       SCLK Fall to DOUT Valid     tDO     40     ns			External clock mode		109			
DIN to SCLK SetuptDs40nsDIN to SCLK HoldtDH0nsSCLK Fall to DOUT ValidtDO40ns	SCLK Low Pulse Width (Note 6)	tCL	External acquisition mode		92			ns
DIN to SCLK Hold     tDH     0     ns       SCLK Fall to DOUT Valid     tDO     40     ns			Internal clock mode		40			
SCLK Fall to DOUT Valid tDO 40 ns	DIN to SCLK Setup	tDS			40			ns
	DIN to SCLK Hold	tDH			0			ns
CS Fall to DOUT Enable     tDV     40     ns	SCLK Fall to DOUT Valid	tDO					40	ns
	CS Fall to DOUT Enable	t <sub>DV</sub>					40	ns

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{AVDD1} = V_{AVDD2} = V_{DVDD} = V_{DVDD0} = 5V, V_{AGND1} = V_{DGND} = V_{DGND0} = V_{AGND2} = V_{AGND3} = 0V, f_{CLK} = 3.5MHz$  (50% duty cycle), external clock mode,  $V_{REF} = 4.096V$  (external reference operation), REFCAP = AVDD1, maximum single-ended bipolar input range (±V\_{REF}), C\_{DOUT} = 50pF, C<sub>SSTRB</sub> = 50pF, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
CS Rise to DOUT Disable	t <sub>TR</sub>				40	ns
CS Fall to SCLK Rise Setup	tcss		40			ns
CS High Minimum Pulse Width	tCSPW		40			ns
SCLK Fall to $\overline{CS}$ Rise Hold	tCSH		0			ns
SSTRB Rise to CS Fall Setup		(Note 4)	40			ns
DOUT Rise/Fall Time		$C_L = 50 pF$		10		ns
SSTRB Rise/Fall Time		$C_L = 50 pF$		10		ns

**Note 1:** Parameter tested at  $V_{AVDD1} = V_{AVDD2} = V_{DVDD} = V_{DVDD0} = 5V$ .


Note 2: See definitions in the Parameter Definitions section at the end of the data sheet.


Note 3: Guaranteed by correlation with single-ended measurements.

Note 4: Not production tested. Guaranteed by design.

Note 5: To ensure external reference operation, V<sub>REFCAP</sub> must exceed (V<sub>AVDD1</sub> - 0.1V). To ensure internal reference operation, V<sub>REFCAP</sub> must be below (V<sub>AVDD1</sub> - 0.4V). Bypassing REFCAP with a 0.1µF or larger capacitor to AGND1 sets V<sub>REFCAP</sub> ≈ 4.096V. The transition point between internal reference mode and external reference mode lies between the REFCAP buffer disable threshold minimum and maximum values (Figures 17 and 18).

Note 6: The SCLK duty cycle can vary between 40% and 60%, as long as the t<sub>CL</sub> and t<sub>CH</sub> timing requirements are met.








## **Typical Operating Characteristics**

## **Typical Operating Characteristics (continued)**


 $(V_{AVDD1} = V_{AVDD2} = V_{DVDD} = V_{DVDD0} = 5V, V_{AGND1} = V_{DGND} = V_{DGND0} = V_{AGND2} = V_{AGND3} = 0V, f_{CLK} = 3.5MHz$  (50% duty cycle), external clock mode, V<sub>REF</sub> = 4.096V (external reference operation), REFCAP = AVDD1, maximum single-ended bipolar input range (±V<sub>REF</sub>), C<sub>DOUT</sub> = 50pF, C<sub>SSTRB</sub> = 50pF, unless otherwise noted.)








#### DIGITAL SUPPLY CURRENT vs. DIGITAL SUPPLY VOLTAGE



## **Typical Operating Characteristics (continued)**

CONVERSION RATE (ksps)

 $(V_{AVDD1} = V_{AVDD2} = V_{DVDD} = V_{DVDD0} = 5V, V_{AGND1} = V_{DGND} = V_{DGND0} = V_{AGND2} = V_{AGND3} = 0V, f_{CLK} = 3.5MHz$  (50% duty cycle), external clock mode, V<sub>REF</sub> = 4.096V (external reference operation), REFCAP = AVDD1, maximum single-ended bipolar input range (±V<sub>REF</sub>), C<sub>DOUT</sub> = 50pF, C<sub>SSTRB</sub> = 50pF, unless otherwise noted.)




**Note 6:** For partial power-down and full power-down modes, external clock mode was used for a burst of continuous samples. Partial power-down or full power-down modes were entered thereafter. By using this method, the conversion rate was found by averaging the number of conversions over the time starting from the first conversion to the end of the partial power-down or full power-down modes.

CONVERSION RATE (ksps)

# 8-Channel, ±VREF Multirange Inputs, Serial 16-Bit ADĆ

**Typical Operating Characteristics (continued)** 





**MAX1302** 

## **Typical Operating Characteristics (continued)**


-SFDR. THD

 $(V_{AVDD1} = V_{AVDD2} = V_{DVDD} = V_{DVDD0} = 5V, V_{AGND1} = V_{DGND0} = V_{DGND0} = V_{AGND2} = V_{AGND3} = 0V, f_{CLK} = 3.5MHz$  (50% duty cycle), external clock mode, V<sub>REF</sub> = 4.096V (external reference operation), REFCAP = AVDD1, maximum single-ended bipolar input range (±V<sub>REF</sub>), C<sub>DOUT</sub> = 50pF, C<sub>SSTRB</sub> = 50pF, unless otherwise noted.)







SMALL-SIGNAL BANDWIDTH




## **Typical Operating Characteristics (continued)**


 $(V_{AVDD1} = V_{AVDD2} = V_{DVDD} = V_{DVDD0} = 5V, V_{AGND1} = V_{DGND} = V_{DGND0} = V_{AGND2} = V_{AGND3} = 0V, f_{CLK} = 3.5MHz$  (50% duty cycle), external clock mode, V<sub>REF</sub> = 4.096V (external reference operation), REFCAP = AVDD1, maximum single-ended bipolar input range (±V<sub>REF</sub>), C<sub>DOUT</sub> = 50pF, C<sub>SSTRB</sub> = 50pF, unless otherwise noted.)











**Pin Description** 

PIN	NAME	FUNCTION
1	AVDD1	Analog Supply Voltage 1. Connect AVDD1 to a +4.75V to +5.25V power-supply voltage. Bypass AVDD1 to AGND1 with a $0.1\mu$ F capacitor.
2	CH0	Analog Input Channel 0
3	CH1	Analog Input Channel 1
4	CH2	Analog Input Channel 2
5	CH3	Analog Input Channel 3
6	CH4	Analog Input Channel 4
7	CH5	Analog Input Channel 5
8	CH6	Analog Input Channel 6
9	CH7	Analog Input Channel 7
10	CS	Active-Low Chip-Select Input. When $\overline{CS}$ is low, data is clocked into the device from DIN on the rising edge of SCLK. With $\overline{CS}$ low, data is clocked out of DOUT on the falling edge of SCLK. When $\overline{CS}$ is high, activity on SCLK and DIN is ignored and DOUT is high impedance.
11	DIN	Serial Data Input. When $\overline{CS}$ is low, data is clocked in on the rising edge of SCLK. When $\overline{CS}$ is high, transitions on DIN are ignored.
12	SSTRB	Serial-Strobe Output. When using the internal clock, SSTRB rising edge transitions indicate that data is ready to be read from the device. When operating in external clock mode, SSTRB is always low. SSTRB does not tri-state, regardless of the state of $\overline{CS}$ , and therefore requires a dedicated I/O line.
13	SCLK	Serial Clock Input. When $\overline{CS}$ is low, transitions on SCLK clock data into DIN and out of DOUT. When $\overline{CS}$ is high, transitions on SCLK are ignored.
14	DOUT	Serial Data Output. When $\overline{CS}$ is low, data is clocked out of DOUT with each falling SCLK transition. When $\overline{CS}$ is high, DOUT is high impedance.
15	DGNDO	Digital I/O Ground. DGND, DGNDO, AGND3, AGND2, and AGND1 must be connected together.
16	DGND	Digital Ground. DGND, DGNDO, AGND3, AGND2, and AGND1 must be connected together.
17	DVDDO	Digital I/O Supply Voltage Input. Connect DVDDO to a +2.7V to +5.25V power-supply voltage. Bypass DVDDO to DGNDO with a $0.1\mu$ F capacitor.
18	DVDD	Digital-Supply Voltage Input. Connect DVDD to a +4.75V to +5.25V power-supply voltage. Bypass DVDD to DGND with a $0.1\mu$ F capacitor.
19	REFCAP	Bandgap-Voltage Bypass Node. For external reference operation, connect REFCAP to AVDD. For internal reference operation, bypass REFCAP with a 0.01 $\mu$ F capacitor to AGND1 (V <sub>REFCAP</sub> $\approx$ 4.096V).
20	REF	Reference-Buffer Output/ADC Reference Input. For external reference operation, apply an external reference voltage from 3.800V to 4.136V to REF. For internal reference operation, bypassing REF with a $1\mu$ F capacitor to AGND1 sets V <sub>REF</sub> = 4.096V ±1%.

**MAX1302** 

## **Pin Description (continued)**

PIN	NAME	FUNCTION
21	AGND3	Analog Signal Ground 3. AGND3 is the ADC negative reference potential. Connect AGND3 to AGND1. DGND, DGNDO, AGND3, AGND2, and AGND1 must be connected together.
22	AVDD2	Analog Supply Voltage 2. Connect AVDD2 to a +4.75V to +5.25V power-supply voltage. Bypass AVDD2 to AGND2 with a 0.1µF capacitor.
23	AGND2	Analog Ground 2. This ground carries approximately five times more current than AGND1. DGND, DGNDO, AGND3, AGND2, and AGND1 must be connected together.
24	AGND1	Analog Ground 1. DGND, DGNDO, AGND3, AGND2, and AGND1 must be connected together.




Figure 1. Typical Application Circuit

## **Detailed Description**

The MAX1302 multirange, low-power, 16-bit successiveapproximation ADC operates from a single +5V supply and has a separate digital supply allowing digital interface with 2.7V to 5.25V systems. This 16-bit ADC has internal track-and-hold (T/H) circuitry that supports singleended and fully differential inputs. For single-ended conversions, the valid analog input voltage range spans from -V<sub>REF</sub> below ground to +V<sub>REF</sub> above ground. The maximum allowable differential input voltage spans from -2 x V<sub>REF</sub> to +2 x V<sub>REF</sub>. Data can be converted in a variety of software-programmable channel and data-acquisition configurations. Microprocessor ( $\mu P$ ) control is made easy through an SPI-/QSPI-/MICROWIRE-compatible serial interface.

The MAX1302 has eight single-ended analog input channels or four differential channels (see the *Block Diagram*). Each analog input channel is independently software programmable for seven single-ended input ranges (0V to +VREF/2, -VREF/2 to 0V, 0V to +VREF, -VREF to 0V,  $\pm$ VREF/4,  $\pm$ VREF/2, and  $\pm$ VREF) and three differential input ranges ( $\pm$ VREF/2,  $\pm$ VREF, and  $\pm$ 2 × VREF). Additionally, all analog input channels are fault tolerant to  $\pm$ 6V. A fault condition on an idle channel does not affect the conversion result of other channels.

# MAX1302

**Power Supplies** 

To maintain a low-noise environment, the MAX1302 provides separate power supplies for each section of circuitry. Table 1 shows the four separate power supplies. Achieve optimal performance using separate AVDD1, AVDD2, DVDD, and DVDD0 supplies. Alternatively, connect AVDD1, AVDD2, and DVDD together as close to the device as possible for a convenient power connection. Connect AGND1, AGND2, AGND3, DGND, and DGND0 together as close as possible to the device. Bypass each supply to the corresponding ground using a  $0.1\mu$ F capacitor (Table 1). If significant low-frequency noise is present, add a  $10\mu$ F capacitor in parallel with the  $0.1\mu$ F bypass capacitor.

#### **Converter Operation**

The MAX1302 ADC features a fully differential, successive-approximation register (SAR) conversion technique and an on-chip T/H block to convert voltage signals into a 16-bit digital result. Both single-ended and differential configurations are supported with programmable unipolar and bipolar signal ranges.

#### **Track-and-Hold Circuitry**

The MAX1302 features a switched-capacitor T/H architecture that allows the analog input signal to be stored as charge on sampling capacitors. See Figures 2, 3, and 4 for T/H timing and the sampling instants for each operating mode. The MAX1302 analog input circuitry buffers the input signal from the sampling capacitors, resulting in a constant analog input impedance with varying input voltage (Figure 5).

#### **Analog Input Circuitry**

Select differential or single-ended conversions using the associated analog input configuration byte (Table 2). The analog input signal source must be capable of driving the ADC's  $6k\Omega$  input resistance (Figure 6).

Figure 6 shows the simplified analog input circuit. The analog inputs are  $\pm 6V$  fault tolerant and are protected by back-to-back diodes. The summing junction voltage, V<sub>SJ</sub>, is a function of the channel's input common-mode voltage:

$$V_{SJ} = \left(\frac{R1}{R1 + R2}\right) \times 2.375V + \left(1 + \left(\frac{R1}{R1 + R2}\right)\right) \times V_{CM}$$

POWER SUPPLY/GROUND	SUPPLY VOLTAGE RANGE (V)	TYPICAL SUPPLY CURRENT (mA)	CIRCUIT SECTION	BYPASSING
DVDDO/DGNDO	2.7 to 5.25	0.2	Digital I/O	0.1µF to DGNDO
AVDD2/AGND2	4.75 to 5.25	17.5	Analog Circuitry	0.1µF to AGND2
AVDD1/AGND1	4.75 to 5.25	3.0	Analog Circuitry	0.1µF to AGND1
DVDD/DGND	4.75 to 5.25	0.9	Digital Control Logic and Memory	0.1µF to DGND

## Table 1. MAX1302 Power Supplies and Bypassing

## Table 2. Analog Input Configuration Byte

BIT NUMBER	NAME	DESCRIPTION
7	START	Start Bit. The first logic 1 after CS goes low defines the beginning of the analog input configuration byte.
6	C2	
5	C1	Channel-Select Bits. SEL[2:0] select the analog input channel to be configured (Tables 4 and 5).
4	CO	
3	DIF/SGL	Differential or Single-Ended Configuration Bit. $DIF/SGL = 0$ configures the selected analog input channel for single-ended operation. $DIF/SGL = 1$ configures the channel for differential operation. In single-ended mode, input voltages are measured between the selected input channel and AGND1, as shown in Table 4. In differential mode, the input voltages are measured between two input channels, as shown in Table 5. Be aware that changing $DIF/SGL$ adjusts the FSR, as shown in Table 6.
2	R2	
1	R1	Input-Range-Select Bits. R[2:0] select the input voltage range, as shown in Table 6 and Figure 7.
0	R0	




Figure 2. External Clock-Mode Conversion (Mode 0)

As a result, the analog input impedance is relatively constant over the input voltage as shown in Figure 5.

Single-ended conversions are internally referenced to AGND1 (Tables 3 and 4). In differential mode, IN+ and IN- are selected according to Tables 3 and 5. When configuring differential channels, the differential pair follows the analog configuration byte for the positive channel. For example, to configure CH2 and CH3 for a  $\pm$ V<sub>REF</sub> differential conversion, set the CH2 analog configuration byte for a differential conversion with the  $\pm$ V<sub>REF</sub> range (1010 1100). To initiate a conversion for the CH2 and CH3 differential pair, issue the command 1010 0000.

#### **Analog Input Bandwidth**

**MAX1302** 

The MAX1302 input-tracking circuitry has a 1.5MHz small-signal bandwidth. The 1.5MHz input bandwidth makes it possible to digitize high-speed transient events. Harmonic distortion increases when digitizing signal frequencies above 15kHz as shown in the -SFDR, THD vs. Analog Input Frequency plot in the *Typical Operating Characteristics*.

**Analog Input Range and Fault Tolerance** Figure 7 illustrates the software-selectable singleended analog input voltage range that produces a valid digital output. Each analog input channel can be independently programmed to one of seven single-ended input ranges by setting the R[2:0] control bits with DIF/SGL = 0.




Figure 3. External Acquisition-Mode Conversion (Mode 1)

Figure 8 illustrates the software-selectable differential analog input voltage range that produces a valid digital output. Each analog input differential pair can be independently programmed to one of three differential input ranges by setting the R[2:0] control bits with DIF/SGL = 1.

Regardless of the specified input voltage range and whether the channel is selected, each analog input is  $\pm 6V$  fault tolerant. The analog input fault protection is active whether the device is unpowered or powered.

Any voltage beyond FSR, but within the  $\pm 6V$  fault-tolerant range, applied to an analog input results in a fullscale output voltage for that channel.

Clamping diodes with breakdown thresholds in excess of 6V protect the MAX1302 analog inputs during ESD and other transient events (Figure 6). The clamping diodes do not conduct during normal device operation, nor do they limit the current during such transients. When operating in an environment with the potential for high-energy voltage and/or current transients, protect the MAX1302 externally.

**MAX1302** 




Figure 4. Internal Clock-Mode Conversion (Mode 2)




Figure 5. Analog Input Current vs. Input Voltage




Figure 6. Simplified Analog Input Circuit

## Table 3. Input Data Word Formats

	DATA BIT									
OPERATION	D7 (START)	D6	D5	D4	D3	D2	D1	D0		
Conversion-Start Byte (Tables 4 and 5)	1	C2	C1	CO	0	0	0	0		
Analog-Input Configuration Byte (Table 2)	1	C2	C1	C0	DIF/SGL	R2	R1	R0		
Mode-Control Byte (Table 7)	1	M2	M1	MO	1	0	0	0		

## Table 4. Channel Selection in Single-Ended Mode (DIF/SGL = 0)

CHANNEL-SELECT BIT				CHANNEL							
C2	C1	C0	CH0	CH1	CH2	СНЗ	CH4	CH5	CH6	CH7	AGND1
0	0	0	+								-
0	0	1		+							-
0	1	0			+						-
0	1	1				+					-
1	0	0					+				-
1	0	1						+			-
1	1	0							+		-
1	1	1								+	-

## Table 5. Channel Selection in True-Differential Mode (DIF/SGL = 1)

CHAN	NEL-SELE	СТ ВІТ					CHANNEL				
C2	C1	C0	CH0	CH1	CH2	СНЗ	CH4	CH5	CH6	CH7	AGND1
0	0	0	+	-							
0	0	1		RESERVED							
0	1	0			+	-					
0	1	1					RESERVED				
1	0	0					+	-			
1	0	1	RESERVED								
1	1	0							+	-	
1	1	1		RESERVED							

#### **Differential Common-Mode Range**

The MAX1302 differential common-mode range (V<sub>CMDR</sub>) must remain within -4.75V to +5.5V to obtain valid conversion results. The differential common-mode range is defined as:

$$V_{CMDR} = \frac{(CH_+) + (CH_-)}{2}$$

In addition to the common-mode input voltage limita-

tions, each individual analog input must be limited to  $\pm 6V$  with respect to AGND1.

The range-select bits R[2:0] in the analog input configuration bytes determine the full-scale range for the corresponding channel (Tables 2 and 6). Figures 9, 10, and 11 show the valid analog input voltage ranges for the MAX1302 when operating with FSR =  $V_{REF}/2$ , FSR =  $V_{REF}$ , and FSR = 2 x V\_{REF}, respectively. The shaded area contains the valid common-mode voltage ranges that support the entire FSR.






Figure 7. Single-Ended Input Voltage Ranges

#### **Digital Interface**

The MAX1302 features a serial interface that is compatible with SPI/QSPI and MICROWIRE devices. DIN, DOUT, SCLK,  $\overline{CS}$ , and SSTRB facilitate bidirectional communication between the MAX1302 and the master at SCLK rates up to 10MHz (internal clock mode, mode 2), 3.67MHz (external clock mode, mode 0), or 4.39MHz (external acquisition mode, mode 1). The master, typically a microcontroller, should use the CPOL = 0, CPHA = 0, SPI transfer format, as shown in the timing diagrams of Figures 2, 3, and 4.

The digital interface is used to:

- Select single-ended or true-differential input channel configurations
- Select the unipolar or bipolar input range
- Select the mode of operation: External clock (mode 0)
   External acquisition (mode 1)
   Internal clock (mode 2)
   Reset (mode 4)
   Partial power-down (mode 6)
   Full power-down (mode 7)
- · Initiate conversions and read results




Figure 8. Differential Input Voltage Ranges

#### Chip Select ( $\overline{CS}$ )

 $\overline{\text{CS}}$  enables communication with the MAX1302. When  $\overline{\text{CS}}$  is low, data is clocked into the device from DIN on the rising edge of SCLK and data is clocked out of DOUT on the falling edge of SCLK. When  $\overline{\text{CS}}$  is high, activity on SCLK and DIN is ignored and DOUT is high impedance allowing DOUT to be shared with other peripherals. SSTRB is never high impedance and therefore cannot be shared with other peripherals.

#### Serial Strobe Output (SSTRB)

As shown in Figures 3 and 4, the SSTRB transitions high to indicate that the ADC has completed a conversion and results are ready to be read by the master. SSTRB remains low in the external clock mode (Figure 2) and consequently may be left unconnected. <u>SSTRB</u> is driven high or low regardless of the state of  $\overline{CS}$ , therefore SSTRB cannot be shared with other peripherals.

**MAX1302** 

## Table 6. Range-Select Bits

DIF/SGL	R2	R1	R0	MODE	TRANSFER FUNCTION
0	0	0	0	No Range Change*	_
0	0	0	1	Single-Ended Bipolar -V <sub>REF</sub> /4 to +V <sub>REF</sub> /4 Full-Scale Range (FSR) = V <sub>REF</sub> /2	Figure 12
0	0	1	0	Single-Ended Unipolar -V <sub>REF</sub> /2 to 0V FSR = V <sub>REF</sub> /2	Figure 13
0	0	1	1	Single-Ended Unipolar 0V to +V <sub>REF</sub> /2 FSR = V <sub>REF</sub> /2	Figure 14
0	1	0	0	Single-Ended Bipolar -V <sub>REF</sub> /2 to +V <sub>REF</sub> /2 FSR = V <sub>REF</sub>	Figure 12
0	1	0	1	Single-Ended Unipolar -V <sub>REF</sub> to 0V FSR = V <sub>REF</sub>	Figure 13
0	1	1	0	Single-Ended Unipolar 0V to +V <sub>REF</sub> FSR = V <sub>REF</sub>	Figure 14
0	1	1	1	<b>DEFAULT SETTING</b> Single-Ended Bipolar -V <sub>REF</sub> to +V <sub>REF</sub> FSR = 2 × V <sub>REF</sub>	Figure 12
1	0	0	0	No Range Change**	_
1	0	0	1	Differential Bipolar -V <sub>REF</sub> /2 to +V <sub>REF</sub> /2 FSR = V <sub>REF</sub>	Figure 12
1	0	1	0	Reserved	—
1	0	1	1	Reserved	_
1	1	0	0	Differential Bipolar -VREF to +VREF FSR = 2 x VREF	Figure 12
1	1	0	1	Reserved	_
1	1	1	0	Reserved	—
1	1	1	1	Differential Bipolar -2 x V <sub>REF</sub> to +2 x V <sub>REF</sub> FSR = 4 x V <sub>REF</sub>	Figure 12

\*Conversion-Start Byte (see Table 3).

\*\*Mode-Control Byte (see Table 3).

**MAX1302** 




Figure 9. Common-Mode Voltage vs. Input Voltage (FSR = V<sub>REF</sub>)




Figure 11. Common-Mode Voltage vs. Input Voltage (FSR = 4 x V<sub>REF</sub>)

#### Start Bit

Communication with the MAX1302 is accomplished using the three input data word formats shown in Table 3. Each input data word begins with a start bit. The start bit is defined as the first high bit clocked into DIN with  $\overline{CS}$  low when any of the following are true:

- Data conversion is not in process and all data from the previous conversion has clocked out of DOUT.
- The device is configured for operation in external clock mode (mode 0) and previous conversion-result bits B15–B3 have clocked out of DOUT.
- The device is configured for operation in external acquisition mode (mode 1) and previous conversion-result bits B15–B7 have clocked out of DOUT.
- The device is configured for operation in internal clock mode, (mode 2) and previous conversion-result bits B15–B4 have clocked out of DOUT.




Figure 10. Common-Mode Voltage vs. Input Voltage (FSR =  $2 \times V_{REF}$ )

#### **Output Data Format**

Output data is clocked out of DOUT in offset binary format on the falling edge of SCLK, MSB first (B15). For output binary codes, see the *Transfer Function* section and Figures 12, 13, and 14.

#### **Configuring Analog Inputs**

Each analog input has two configurable parameters:

- Single-ended or true-differential input
- Input voltage range

These parameters are configured using the analog input configuration byte as shown in Table 2. Each analog input has a dedicated register to store its input configuration information. The timing diagram of Figure 15 shows how to write to the analog input configuration registers. Figure 16 shows DOUT and SSTRB timing.

#### **Transfer Function**

An ADC's transfer function defines the relationship between the analog input voltage and the digital output code. Figures 12, 13, and 14 show the MAX1302 transfer functions. The transfer function is determined by the following characteristics:

- Analog input voltage range
- Single-ended or differential configuration
- Reference voltage

The axes of an ADC transfer function are typically in least significant bits (LSBs). For the MAX1302, an LSB is calculated using the following equation:

$$I LSB = \frac{FSR \times V_{REF}}{2^{N} \times 4.096V}$$

where N is the number of bits (N = 16) and FSR is the full-scale range (see Figures 7 and 8).






Figure 12. Ideal Bipolar Transfer Function, Single-Ended or Differential Input




Figure 14. Ideal Unipolar Transfer Function, Single-Ended Input, 0 to +FSR

#### **Mode Control**

The MAX1302 contains one byte-wide mode-control register. The timing diagram of Figure 15 shows how to use the mode-control byte, and the mode-control byte format is shown in Table 7. The mode-control byte is used to select the conversion method and to control the power modes of the MAX1302.




Figure 13. Ideal Unipolar Transfer Function, Single-Ended Input, -FSR to 0

#### Selecting the Conversion Method

The conversion method is selected using the mode-control byte (see the *Mode Control* section), and the conversion is initiated using a conversion start command (Table 3, and Figures 2, 3, and 4). The MAX1302 converts analog signals to digital data using one of three methods:

- External Clock Mode, Mode 0 (Figure 2)
  - Highest maximum throughput (see the *Electrical Characteristics* table)
  - User controls the sample instant
  - CS remains low during the conversion
  - User supplies SCLK throughout the ADC conversion and reads data at DOUT
- External Acquisition Mode, Mode 1 (Figure 3)
  - Lowest maximum throughput (see the *Electrical Characteristics* table)
  - User controls the sample instant
  - User supplies two bytes of SCLK, then drives CS high to relieve processor load while the ADC converts
  - After SSTRB transitions high, the user supplies two bytes of SCLK and reads data at DOUT
- Internal Clock Mode, Mode 2 (Figure 4)
  - High maximum throughput (see the *Electrical Characteristics* table)
  - The internal clock controls the sampling instant






Figure 15. Analog Input Configuration Byte and Mode-Control Byte Timing




Figure 16. DOUT and SSTRB Timing

- User supplies one byte of SCLK, then drives CS high to relieve processor load while the ADC converts
- After SSTRB transitions high, the user supplies two bytes of SCLK and reads data at DOUT

#### External Clock Mode (Mode 0)

**MAX1302** 

The MAX1302's fastest maximum throughput rate is achieved operating in external clock mode. SCLK controls both the acquisition and conversion of the analog signal, facilitating precise control over when the analog signal is captured. The analog input sampling instant is at the falling edge of the 14th SCLK (Figure 2).

Since SCLK drives the conversion in external clock mode, the SCLK frequency should remain constant while the conversion is clocked. The minimum SCLK frequency prevents droop in the internal sampling capacitor voltages during conversion.

SSTRB remains low in the external clock mode, and as a result may be left unconnected if the MAX1302 will always be used in the external clock mode.

BIT NUMBER	BIT NAME	DESCRIPTION
7	START	Start Bit. The first logic 1 after $\overline{CS}$ goes low defines the beginning of the mode-control byte.
6	M2	
5	M1	Mode-Control Bits. M[2:0] select the mode of operation as shown in Table 8.
4	MO	
3	1	Bit 3 must be a logic 1 for the mode-control byte.
2	0	Bit 2 must be a logic 0 for the mode-control byte.
1	0	Bit 1 must be a logic 0 for the mode-control byte.
0	0	Bit 0 must be a logic 0 for the mode-control byte.

#### Table 7. Mode-Control Byte

## Table 8. Mode-Control Bits M[2:0]

	M2	M1	МО	MODE
	0	0	0	External Clock (DEFAULT)
	0	0	1	External Acquisition
	0	1	0	Internal Clock
	0	1	1	Reserved
Γ	1	0	0	Reset
Γ	1	0	1	Reserved
	1	1	0	Partial Power-Down
	1	1	1	Full Power-Down

#### External Acquisition Mode (Mode 1)

The slowest maximum throughput rate is achieved with the external acquisition method. SCLK controls the acquisition of the analog signal in external acquisition mode, facilitating precise control over when the analog signal is captured. The internal clock controls the conversion of the analog input voltage. The analog input sampling instant is at the falling edge of the 16th SCLK (Figure 3).

For the external acquisition mode,  $\overline{\text{CS}}$  must remain low for the first 15 clock cycles and then rise on or after the falling edge of the 16th SCLK cycle as shown in Figure 3. For optimal performance, idle DIN and SCLK during the conversion. With careful board layout, transitions at DIN and SCLK during the conversion have a minimal impact on the conversion result.

After the conversion is complete, SSTRB asserts high and  $\overline{\text{CS}}$  can be brought low to read the conversion result. SSTRB returns low on the rising SCLK edge of the subsequent start bit.

#### Internal Clock Mode (Mode 2)

In internal clock mode, the internal clock controls both acquisition and conversion of the analog signal. The internal clock starts approximately 100ns to 400ns after the falling edge of the eighth SCLK and has a rate of about 4.5MHz. The analog input sampling instant occurs at the falling edge of the 11th internal clock signal (Figure 4).

For the internal clock mode,  $\overline{CS}$  must remain low for the first seven SCLK cycles and then rise on or after the falling edge of the eighth SCLK cycle. After the conversion is complete, SSTRB asserts high and  $\overline{CS}$  can be brought low to read the conversion result. SSTRB returns low on the rising SCLK edge of the subsequent start bit.

#### Reset (Mode 4)

As shown in Table 8, set M[2:0] = 100 to reset the MAX1302 to its default conditions. The default conditions are full power operation with each channel configured for  $\pm V_{REF}$ , bipolar, single-ended conversions using external clock mode (mode 0).

#### Partial Power-Down Mode (Mode 6)

As shown in Table 8, when M[2:0] = 110, the device enters partial power-down mode. In partial powerdown, all analog portions of the device are powered down except for the reference voltage generator and bias supplies.

To exit partial power-down, change the mode by issuing one of the following mode-control bytes (see the *Mode Control* section):

- External-clock-mode control byte
- External-acquisition-mode control byte
- Internal-clock-mode control byte
- Reset byte
- Full power-down-mode control byte

This prevents the MAX1302 from inadvertently exiting partial power-down mode because of a  $\overline{\text{CS}}$  glitch in a noisy digital environment.

#### Full Power-Down Mode (Mode 7)

When M[2:0] = 111, the device enters full power-down mode and the total supply current falls to  $1\mu A$  (typ). In full power-down, all analog portions of the device are powered down. When using the internal reference, upon exiting full power-down mode, allow 10ms for the internal reference voltage to stabilize prior to initiating a conversion.

To exit full power-down, change the mode by issuing one of the following mode-control bytes (see the *Mode Control* section):

• External-clock-mode control byte



**MAX1302** 

- External-acquisition-mode control byte
- Internal-clock-mode control byte
- Reset byte
- Partial power-down-mode control byte

This prevents the MAX1302 from inadvertently exiting full power-down mode because of a  $\overline{\text{CS}}$  glitch in a noisy digital environment.

#### **Power-On Reset**

The MAX1302 powers up in normal operation configured for external clock mode with all circuitry active (Tables 7 and 8). Each analog input channel (CH0–CH7) is set for single-ended conversions with a  $\pm$ VREF bipolar input range (Table 6).

Allow the power supplies to stabilize after power-up. Do not initiate any conversions until the power supplies have stabilized. Additionally, allow 10ms for the internal reference to stabilize when  $C_{REF} = 1.0\mu$ F and  $C_{RECAP} = 0.1\mu$ F. Larger reference capacitors require longer stabilization times.

#### **Internal or External Reference**

The MAX1302 operates with either an internal or external reference. The reference voltage impacts the ADC's FSR (Figures 12, 13, and 14). An external reference is recommended if more accuracy is required than the internal reference provides, and/or multiple converters require the same reference voltage.

#### Internal Reference

The MAX1302 contains an internal 4.096V bandgap reference. This bandgap reference is connected to REFCAP through a nominal  $5k\Omega$  resistor (Figure 17). The voltage at REFCAP is buffered creating 4.096V at REF. When using




Figure 17. Internal Reference Operation



the internal reference, bypass REFCAP with a 0.1 $\mu$ F or greater capacitor to AGND1 and bypass REF with a 1.0 $\mu$ F or greater capacitor to AGND1.

#### **External Reference**

For external reference operation, disable the internal reference and reference buffer by connecting REFCAP to AVDD1. With AVDD1 connected to REFCAP, REF becomes a high-impedance input and accepts an external reference voltage. The MAX1302 external reference current varies depending on the applied reference voltage and the operating mode (see the External Reference Input Current vs. External Reference Input Voltage in the *Typical Operating Characteristics*).

### Applications Information

#### **Noise Reduction**

Additional samples can be taken and averaged (oversampling) to remove the effect of transition noise on conversion results. The square root of the number of samples determines the improvement in performance. For example, with 2/3 LSB<sub>RMS</sub> (4 LSB<sub>P-P</sub>) transition noise, 16 ( $4^2 = 16$ ) samples must be taken to reduce the noise to 1 LSB<sub>P-P</sub>.

#### Interface with 4–20mA Signals

Figure 19 illustrates a simple interface between the MAX1302 and a 4-20mA signal. 4-20mA signaling can be used as a binary switch (4mA represents a logic-low signal, 20mA represents a logic-high signal), or for precision communication where currents between 4mA and 20mA represent intermediate analog data. For binary switch applications, connect the 4-20mA signal to the MAX1302 with a resistor to ground. For example, a 200 $\Omega$  resistor converts the 4–20mA signal to a 0.8V to 4V signal. Adjust the resistor value so the parallel combination of the resistor and the MAX1302 source impedance is  $200\Omega$ . In this application, select the single-ended OV to  $V_{REF}$  range (R[2:0] = 011, Table 6). For applications that require precision measurements of continuous analog currents between 4mA and 20mA, use a buffer to prevent the MAX1302 input from diverting current from the 4-20mA signal.

**MAX1302** 




Figure 18. External Reference Operation

#### **Bridge Application**

The MAX1302 converts 1kHz signals more accurately than a similar sigma-delta converter that might be considered in bridge applications. The input impedance of the MAX1302, in combination with the current-limiting resistors, can affect the gain of the MAX1302. In many applications this error is acceptable, but for applications that cannot tolerate this error, the MAX1302 inputs can be buffered (Figure 20). Connect the bridge to a low-offset differential amplifier and then the true differential inputs of the MAX1302. Larger excitation voltages take advantage of more of the  $\pm V_{REF}/2$  differential input voltage range. Select an input voltage range that matches the amplifier output. Be aware of the amplifier offset amplifier.

**Dynamically Adjusting the Input Range** Software control of each channel's analog input range and the unipolar endpoint overlap specification make it possible for the user to change the input range for a channel dynamically and improve performance in some applications. Changing the input range results in a

small LSB step-size over a wider output voltage range. For example, by switching between a -VREF/2 to 0V range and a 0V to VREF/2 range, an LSB is:

# $\frac{(V_{REF}/2) \times V_{REF}}{65,536 \times 4.096}$

but the input voltage range effectively spans from -VREF/2 to +VREF/2 (FSR = +VREF).

#### Layout, Grounding, and Bypassing

Careful PCB layout is essential for best system performance. Boards should have separate analog and digital ground planes and ensure that digital and analog signals are separated from each other. Do not run analog and digital (especially clock) lines parallel to one another, or digital lines underneath the device package.

Figure 1 shows the recommended system ground connections. Establish an analog ground point at AGND1 and a digital ground point at DGND. Connect all analog grounds to the star analog ground. Connect the digital grounds to the star digital ground. Connect the digital ground plane to the analog ground plane at one point. For lowest noise operation, make the ground return to the star ground's power-supply low impedance and as short as possible.

High-frequency noise in the AVDD1 power supply degrades the ADC's high-speed comparator performance. Bypass AVDD1 to AGND1 with a  $0.1\mu$ F ceramic surface-mount capacitor. Make bypass capacitor connections as short as possible.

## **Parameter Definitions**

#### Integral Nonlinearity (INL)

INL is the deviation of the values on an actual transfer function from a straight line. This straight line is either a best straight-line fit or a line drawn between the endpoints of the transfer function once offset and gain errors have been nullified. The MAX1302 INL is measured using the endpoint method.






Figure 19. 4–20mA Application




Figure 20. Bridge Application

#### **Differential Nonlinearity (DNL)**

DNL is the difference between an actual step width and the ideal value of 1 LSB. A DNL error specification of greater than -1 LSB guarantees no missing codes and a monotonic transfer function.

#### **Transition Noise**

Transition noise is the amount of noise that appears at a code transition on the ADC transfer function. Conversions performed with the analog input right at the code transition can result in code flickering in the LSBs.

#### **Channel-to-Channel Isolation**

Channel-to-channel isolation indicates how well each analog input is isolated from the others. The channel-tochannel isolation for these devices is measured by applying a near full-scale magnitude 5kHz sine wave to the selected analog input channel while applying an equal magnitude sine wave of a different frequency to all unselected channels. An FFT of the selected channel output is used to determine the ratio of the magnitudes of the signal applied to the unselected channels and the 5kHz signal applied to the selected analog input channel. This ratio is reported, in dB, as channelto-channel isolation.

#### Unipolar Offset Error -FSR to 0V

When a zero-scale analog input voltage is applied to the converter inputs, the digital output is all ones (0xFFF). Ideally, the transition from 0xFFFF to 0xFFFE occurs at AGND1 - 0.5 LSB. Unipolar offset error is the amount of deviation between the measured zero-scale transition point and the ideal zero-scale transition point, with all untested channels grounded.

#### 0V to +FSR

When a zero-scale analog input voltage is applied to the converter inputs, the digital output is all zeros (0x0000). Ideally, the transition from 0x0000 to 0x0001 occurs at AGND1 + 0.5 LSB. Unipolar offset error is the amount of deviation between the measured zero-scale transition point and the ideal zero-scale transition point, with all untested channels grounded.

#### **Bipolar Offset Error**

When a zero-scale analog input voltage is applied to the converter inputs, the digital output is a one followed by all zeros (0x8000). Ideally, the transition from 0x7FFF to 0x8000 occurs at ( $2^{N-1} - 0.5$ ) LSB. Bipolar offset error is the amount of deviation between the measured midscale transition point and the ideal midscale transition point, with untested channels grounded.

#### Gain Error

When a positive full-scale voltage is applied to the converter inputs, the digital output is all ones (0xFFFF). The transition from 0xFFFE to 0xFFFF occurs at 1.5 LSB below full scale. Gain error is the amount of deviation between the measured full-scale transition point and the ideal full-scale transition point with the offset error removed and all untested channels grounded.

#### Unipolar Endpoint Overlap

Unipolar endpoint overlap is the change in offset when switching between complementary input voltage ranges. For example, the difference between the voltage that results in a 0xFFFF output in the  $-V_{REF}/2$  to 0V input voltage range and the voltage that results in a 0x0000 output in the 0V to  $+V_{REF}/2$  input voltage range is the unipolar endpoint overlap. The unipolar endpoint overlap is positive for the MAX1302, preventing loss of signal or a dead zone when switching between adjacent analog input voltage ranges.

#### Small-Signal Bandwidth

A 100mV<sub>P-P</sub> sine wave is applied to the ADC, and the input frequency is then swept up to the point where the amplitude of the digitized conversion result has decreased by -3dB.

#### Full-Power Bandwidth

A 95% of full-scale sine wave is applied to the ADC, and the input frequency is then swept up to the point where the amplitude of the digitized conversion result has decreased by -3dB.

#### Common-Mode Rejection Ratio (CMRR)

CMRR is the ability of a device to reject a signal that is "common" to or applied to both input terminals. The common-mode signal can be either an AC or a DC signal or a combination of the two. CMR is expressed in decibels. Common-mode rejection ratio is the ratio of the differential signal gain to the common-mode signal gain. CMRR applies only to differential operation.

#### Power-Supply Rejection Ratio (PSRR)

PSRR is the ratio of the output-voltage shift to the power-supply-voltage shift for a fixed input voltage. For the MAX1302, AVDD1 can vary from 4.75V to 5.25V. PSRR is expressed in decibels and is calculated using the following equation:

$$PSRR[dB] = 20 \times log\left(\frac{5.25V - 4.75V}{V_{OUT}(5.25V) - V_{OUT}(4.75V)}\right)$$

For the MAX1302, PSRR is tested in bipolar operation with the analog inputs grounded.

#### **Aperture Jitter**

Aperture jitter,  $t_{AJ}$ , is the statistical distribution of the variation in the sampling instant (Figure 21).

#### **Aperture Delay**

Aperture delay, t<sub>AD</sub>, is the time from the falling edge of SCLK to the sampling instant (Figure 21).

#### Signal-to-Noise Ratio (SNR)

SNR is computed by taking the ratio of the RMS signal to the RMS noise. RMS noise includes all spectral components to the Nyquist frequency excluding the fundamental, the first five harmonics, and the DC offset.

#### Signal-to-Noise Plus Distortion (SINAD)

SINAD is computed by taking the ratio of the RMS signal to the RMS noise plus distortion. RMS noise plus distortion includes all spectral components to the Nyquist frequency excluding the fundamental and the DC offset.

$$SINAD(dB) = 20 \times log\left(\frac{Signal_{RMS}}{Noise_{RMS}}\right)$$

#### **Effective Number of Bits (ENOB)**

ENOB indicates the global accuracy of an ADC at a specific input frequency and sampling rate. With an input range equal to the ADC's full-scale range, calculate the ENOB as follows:

$$\mathsf{ENOB} = \left(\frac{\mathsf{SINAD} - 1.76}{6.02}\right)$$

#### **Total Harmonic Distortion (THD)**

For the MAX1302, THD is the ratio of the RMS sum of the input signal's first four harmonic components to the fundamental itself. This is expressed as:

THD = 
$$20 \times \log \left( \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2}}{V_1} \right)$$

where  $V_1$  is the fundamental amplitude, and  $V_2$  through  $V_5$  are the amplitudes of the 2nd- through 5th-order harmonic components.

#### Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio of RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next-largest spectral component.





Figure 21. Aperture Diagram

**MAX1302** 

\_Block Diagram



## **Chip Information**

PROCESS: BICMOS

**MAX1302** 

## **Package Information**

For the latest package outline information and land patterns (footprints), go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE NO.	LAND
TYPE	CODE		PATTERN NO.
24 TSSOP	U24+1	<u>21-0066</u>	<u>90-0118</u>

## **Revision History**

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
0	3/12	Initial release	—

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

31

\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2012 Maxim Integrated Products

Maxim is a registered trademark of Maxim Integrated Products, Inc.



#### ООО "ЛайфЭлектроникс"

ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 3010181090000000703 БИК 044030703

Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

Мы предлагаем:

- Конкурентоспособные цены и скидки постоянным клиентам.
- Специальные условия для постоянных клиентов.
- Подбор аналогов.
- Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.
- Приемлемые сроки поставки, возможна ускоренная поставка.
- Доставку товара в любую точку России и стран СНГ.
- Комплексную поставку.
- Работу по проектам и поставку образцов.
- Формирование склада под заказчика.
- Сертификаты соответствия на поставляемую продукцию (по желанию клиента).
- Тестирование поставляемой продукции.
- Поставку компонентов, требующих военную и космическую приемку.
- Входной контроль качества.
- Наличие сертификата ISO.

В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- Регистрацию проекта у производителя компонентов.
- Техническую поддержку проекта.
- Защиту от снятия компонента с производства.
- Оценку стоимости проекта по компонентам.
- Изготовление тестовой платы монтаж и пусконаладочные работы.



Тел: +7 (812) 336 43 04 (многоканальный) Email: org@lifeelectronics.ru

#### www.lifeelectronics.ru