

Wideband Quadrature Modulator with Integrated Fractional-N PLL and VCOs

Data Sheet **[ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf)**

FEATURES

I/Q modulator with integrated fractional-N PLL RF output frequency range: 400 MHz to 3000 MHz Internal LO frequency range: 356.25 MHz to 2855 MHz Output P1dB: 10.8 dBm at 2140 MHz Output IP3: 31.1 dBm at 2140 MHz Carrier feedthrough: −44.3 dBm at 2140 MHz Sideband suppression: −40.8 dBc at 2140 MHz Noise floor: −159.5 dBm/Hz at 2140 MHz Baseband 1 dB modulation bandwidth: >1000 MHz Baseband input bias level: 2.68V Power supply: 3.3 V/425 mA Integrated RF tunable balun allowing single-ended RF output Multicore integrated VCOs HD3/IP3 optimization Sideband suppression and carrier feedthrough optimization High-side/low-side LO injection Programmable via 3-wire serial port interface (SPI) 40-lead 6 mm × 6 mm LFCSP

APPLICATIONS

2G/3G/4G/LTE broadband communication systems Microwave point-to-point radios Satellite modems Military/aerospace Instrumentation

GENERAL DESCRIPTION

The [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) is a wideband quadrature modulator with an integrated synthesizer ideally suited for 3G and 4G communication systems. Th[e ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) consists of a high linearity broadband modulator, an integrated fractional-N phase-locked loop (PLL), and four low phase noise multicore voltage controlled oscillators (VCOs).

The [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) local oscillator (LO) signal can be generated internally via the on-chip integer-N and fractional-N synthesizers, or externally via a high frequency, low phase noise LO signal. The internal integrated synthesizer enables LO coverage from 356.25 MHz to 2855 MHz using the multicore VCOs. In the case of internal LO generation or external LO input, quadrature signals are generated with a divide by 2 phase splitter. When the [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) is operated with an external $1 \times$ LO input, a polyphase filter generates the quadrature inputs to the mixer.

The [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) offers digital programmability for carrier feedthrough optimization, sideband suppression, HD3/IP3 optimization, and high-side or low-side LO injection.

The [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) is fabricated using an advanced silicongermanium BiCMOS process. It is available in a 40-lead, RoHS-compliant, 6 mm \times 6 mm LFCSP package with an exposed pad. Performance is specified over the −40°C to +85°C temperature range.

FUNCTIONAL BLOCK DIAGRAM

Rev. B [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADRF6720-27.pdf&product=ADRF6720-27&rev=B) Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2014–2015 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

TABLE OF CONTENTS

REVISION HISTORY

3/15-Rev. 0 to Rev. A

10/14-Revision 0: Initial Version

SPECIFICATIONS

VPOSx = 3.3 V, TA = 25°C; baseband I/Q amplitude = 1 V p-p differential sine waves in quadrature with a 2.68 V dc bias, unless otherwise noted.

Data Sheet **ADRF6720-27**

Data Sheet **ADRF6720-27**

¹ The figure of merit (FOM) is computed as phase noise (dBc/Hz) – 10log10(f_{PFD}) – 20log10(f_{Lo}/f_{PFD}). The FOM was measured across the full LO range, with f_{REF} = 153.6 MHz, fREF power = 4 dBm with a 38.4 MHz fPFD. The FOM was computed at a 50 kHz offset.

² Refer to [Figure 47](#page-24-2) for a plot of input impedance over frequency.

TIMING CHARACTERISTICS

Table 2.

Figure 2. Serial Port Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 3.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

θ_{JA} is thermal resistance, junction to ambient (°C/W), and θ_{JC} is thermal resistance, junction to case (°C/W).

Table 4. Thermal Resistance

¹ See JEDEC standard JESD51-2 for information on optimizing thermal impedance.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

TYPICAL PERFORMANCE CHARACTERISTICS

VPOSx = 3.3 V; T_A = 25°C; baseband I/Q amplitude = 1 V p-p differential sine waves in quadrature with a 2.68 V dc bias; baseband I/Q frequency (f_{BB}) = 1 MHz; f_{PFD} = 38.4 MHz; f_{REF} = 153.6 MHz at 4 dBm referred to 50 Ω (1 V p-p); 20 kHz loop filter, unless otherwise noted.

Figure 4. Single Sideband (SSB) Output Power (P_{OUT}) vs. LO Frequency (f_{LO}) and Temperature; Multiple Devices Shown

Figure 5. SSB 1 dB Output Compression Point (OP1dB) vs. LO Frequency (f_{LO}) and Temperature; Multiple Devices Shown

Figure 6. Carrier Feedthrough vs. LO Frequency (f_{LO}) and Temperature Before Nulling; Multiple Devices Shown

Figure 7. SSB Output Power (Pout) vs. LO Frequency (f_{LO}) and Supply

Figure 8. SSB 1 dB Output Compression Point (OP1dB) vs. LO Frequency (f_{LO}) and Supply

Figure 9. Carrier Feedthrough vs. LO Frequency (f_{LO}) and Temperature After Nulling Using DCOFF_I and DCOFF_Q at 25°C; Multiple Devices Shown

Figure 11. OIP3 and OIP2 vs. LO Frequency (f_{LO}) and Temperature (P_{OUT} ≈ −5 dBm per Tone); Multiple Devices Shown

Figure 12. SSB Output Power, Second- and Third-Order Harmonics, Carrier Feedthrough, and Sideband Suppression vs. Baseband Differential Input Voltage (f_{out} = 940 MHz)

Figure 13. Sideband Suppression vs. LO Frequency (f_{LO}) and Temperature After Nulling Using I_LO and Q_LO at 25°C; Multiple Devices Shown

Figure 14. Second- and Third-Order Harmonics vs. LO Frequency (f_{LO}) and Temperature (P_{OUT} ≈ 5 dBm)

Figure 15. SSB Output Power, Second- and Third-Order Harmonics, Carrier Feedthrough, and Sideband Suppression vs. Baseband Differential Input Voltage (f_{out} = 2140 MHz)

Figure 16. SSB Output Power, Second- and Third-Order Harmonics, Carrier Feedthrough, and Sideband Suppression vs. Baseband Differential Input Voltage (fout = 2600 MHz)

Figure 17. Closed-Loop Phase Noise vs. Offset Frequency and Temperature, fLO = 1900 MHz; 20 kHz Loop Filter

Figure 18. Closed-Loop Phase Noise vs. Offset Frequency and Temperature, fLO = 2300 MHz; 20 kHz Loop Filter

Figure 19. Closed-Loop Phase Noise vs. Offset Frequency and Temperature, fLO = 940 MHz; 20 kHz Loop Filter

Figure 20. Closed-Loop Phase Noise vs. Offset Frequency and Temperature, fLO = 2140 MHz; 20 kHz Loop Filter

Figure 21. Closed-Loop Phase Noise vs. Offset Frequency and Temperature, fLO = 2600 MHz; 20 kHz Loop Filter

Data Sheet **ADRF6720-27**

Figure 22. Closed-Loop Phase Noise vs. LO Frequency at 1 kHz, 100 kHz, and 5 MHz Offsets

Figure 23. PLL Reference Spurs vs. LO Frequency (1 × PFD and 3 × PFD) at Modulator Output

Figure 24. PLL Reference Spurs vs. LO Frequency (2 × PFD and 4 × PFD) at Modulator Output

Figure 25. Closed-Loop Phase Noise vs. LO Frequency at 10 kHz, 1 MHz, and 10 MHz Offsets

Figure 26. PLL Reference Spurs vs. LO Frequency (1 × PFD and 3 × PFD) at LO Output

Figure 27. PLL Reference Spurs vs. LO Frequency (2 × PFD and 4 × PFD) at LO Output

Figure 28. Integrated Phase Noise with Spurs vs. LO Frequency and Temperature

Figure 29. Open-Loop VCO Phase Noise for VCO 0 Measured at 2302.24 MHz, 2578.49 MHz, and 2858.07 MHz (VCO ÷ 2)

Figure 30. Open-Loop VCO Phase Noise for VCO 2 Measured at 1750.79 MHz, 1880.53 MHz, and 2011.44 MHz (VCO ÷ 2)

Figure 32. Open-Loop VCO Phase Noise for VCO 1 Measured at 2009.39 MHz, 2156.68 MHz, and 2303.74 MHz (VCO ÷ 2)

Figure 33. Open-Loop VCO Phase Noise for VCO 3 Measured at 1425.84 MHz, 1588.9 MHz, and 1750.85 MHz (VCO ÷ 2)

Data Sheet **ADRF6720-27**

Figure 35. Noise Floor Cumulative Distribution at Various LO Frequencies Using Internal LO; I/Q Input with 2.68 V DC Bias and RF Output = −10 dBm

1.9 GHz vs. Lock Time

Figure 37. LO Output Power vs. LO Frequency at Various LO_DRV_LVL Settings

Figure 38. Supply Current vs. LO Frequency and Temperature (PLL and I/Q Modulator Enabled, LO Buffer Disabled)

Figure 39. RF Output Return Loss vs. LO Frequency (f_{LO}) for Multiple BAL_CIN and BAL_COUT Combinations

Data Sheet **ADRF6720-27**

THEORY OF OPERATION

The [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) integrates a high performance broadband I/Q modulator with a fractional-N PLL and low noise multicore VCOs. The baseband inputs mix with the LO generated internally or provided externally, and convert it to a singleended RF using an integrated RF balun. A block diagram of the device is shown i[n Figure 1.](#page-0-4) The [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) is programmed via an SPI.

LO GENERATION BLOCK

The [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) supports the use of both internal and external LO signals for the mixers. The internal LO is generated by an on-chip VCO, which is tunable over an octave frequency range of 2850 MHz to 5710 MHz. The output of the VCO is phase-locked to an external reference clock through a fractional-N PLL that is programmable through the SPI control registers. To produce in-phase and quadrature phase LO signals over the 356.25 MHz to 2855 MHz frequency range to drive the mixers, steer the VCO outputs through a combination of frequency dividers, as shown in [Figure 42.](#page-17-2)

Alternatively, an external signal can be used with the dividers or a polyphase phase splitter to generate the LO signals in quadrature to the mixers. In demanding applications that require the lowest possible phase noise performance, it may be necessary to source the LO signal externally. The different methods of quadrature LO generation and the control register programming needed are listed in [Table 6.](#page-18-0)

Internal LO Mode

For internal LO mode, th[e ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) uses the on-chip PLL and VCO to synthesize the frequency of the LO signal. The PLL, shown in [Figure 42,](#page-17-2) consists of a reference path, phase and frequency detector (PFD), charge pump, and a programmable integer divider with prescaler. The reference path takes in a reference clock and divides it down by a factor of 2, 4, or 8, or multiplies it by a factor of 1 or 2, and then passes it to the PFD. The PFD compares this signal to the divided down signal from the VCO. Depending on the PFD polarity selected, the PFD sends either an up or down signal to the charge pump if the VCO signal is either slow or fast compared to the reference frequency. The charge pump sends a current pulse to the offchip loop filter to increase or decrease the tuning voltage (V_{TUNE}) .

Th[e ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) integrates four VCO cores, covering an octave range of 2850 MHz to 5710 MHz.

[Table 6](#page-18-0) lists the frequency range covered by each VCO. The desired VCO can be selected by addressing the VCO_SEL bits at Register 0x22[2:0].

The LO source and quadrature generation path can be selected by setting the QUAD_DIV_EN bit (Register 0x01[9]) and the LO_1XVCO_EN bit (Register 0x01[11]).

The mode of the VCO signal through a polyphase filter is intended to extend the operating frequency with an internal VCO and is only useful for baseband input frequencies high enough to prevent the RF output from pulling the VCO.

Figure 42. LO Block Diagram

Data Sheet **ADRF6720-27**

Table 6. LO Mode Selection

LO Selection	f_{VCO} or f_{EXT} (MHz)	Quadrature Generation	QUAD DIV EN (Register 0x01[9])	LO 1XVCO EN (Register 0x1[11])	Enables (Register 0x01[6:0])	VCO SEL (Register 0x22[2:0])
Internal	2850 to 3500	Divide by 2		0	111111X ¹	011
(VCO)	3500 to 4020	Divide by 2		0	111111X ¹	010
	4020 to 4600	Divide by 2		0	111111X ¹	001
	4600 to 5710	Divide by 2		0	111111X ¹	000
	2855 to 3000	Polyphase	0		111111X ¹	011
External	700 to 6000	Divide by 2		0	101 000X ¹	1XX ¹
	700 to 3000	Polyphase	0		000 000X ¹	XXX ¹

 $1 X = don't care.$

LO Frequency and Dividers

The signal coming from the VCO or the external LO inputs goes through a series of dividers before it is buffered to drive the active mixers. Two programmable divide by 2 stages divide the frequency of the incoming signal by 1, 2, or 4 before reaching the quadrature divider that further divides the signal frequency by 2 to generate the in-phase and quadrature phase LO signals for the mixers. The control bits (Register 0x22[4:3]) needed to select the different LO frequency ranges are listed in [Table 7.](#page-18-1)

Table 7. LO Frequency and Dividers

LO Frequency Range (MHz)	fyco/fLo or fext Lo/flo	DIV8 EN (Register 0x22[4]	DIV4 EN (Register 0x22[3]
1425 to 2855		0	0
712.5 to 1425		0	
356.25 to 712.5	8		

PLL Frequency Programming

The N divider with divide by 2 divides down the VCO signal to the PFD frequency. The N divider can be configured for fractional or integer mode by addressing the DIV_MODE bit (Register 0x02[11]). The default configuration is set for fractional mode. Use the following equations to determine the N value and PLL frequency:

$$
f_{\text{PFD}} = \frac{f_{\text{VCO}}}{2 \times N}
$$

$$
N = INT + \frac{FRAC}{MOD}
$$

$$
f_{LO} = \frac{f v c o}{LO_DIVIDER} = \frac{f_{PFD} \times 2 \times N}{LO_DIVIDER}
$$

where:

fPFD is the phase frequency detector frequency. *fvco* is the VCO frequency.

N is the fractional divide ratio (*INT* + *FRAC*/*MOD*).

INT is the integer divide ratio programmed in Register 0x02. *FRAC* is the fractional divider programmed in Register 0x03. *MOD* is the modulus divide ratio programmed in Register 0x04. *fLO* is the LO frequency going to the mixer core when the loop is locked.

LO_DIVIDER is the final frequency divider ratio that divides the frequency of the VCO or the external LO signal down by 2, 4, or 8 before it reaches the mixer, as shown i[n Table 7.](#page-18-1)

Loop Filter

The loop filter is connected between the CP and VTUNE pins. The recommended components for 20 kHz filter designs are shown in [Table 8](#page-18-2) and referenced i[n Figure 44.](#page-22-2)

The [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) closed-loop phase noise is characterized using a 20 kHz loop filter. Operation with an external VCO is possible. In this case, the output of the loop filter is connected to the tuning pin of the external VCO. The output of the VCO is brought back into the device on the LOIN+ and LOIN− pins. For assistance in designing loop filters with other characteristics, download the most recent revision o[f ADIsimPLL™](http://www.analog.com/adisimpll?doc=ADRF6720-27.pdf) from [www.analog.com/adisimpll.](http://www.analog.com/adisimpll?doc=ADRF6720-27.pdf)

Table 8. Recommended Loop Filter Components

PLL Lock Time

It takes time to lock the PLL after the last register is written. VCO band calibration time and loop settling time are used to determine the PLL lock time.

After writing to the last register, the PLL automatically performs a VCO band calibration to choose the correct VCO band. This calibration takes approximately 94,208 PFD cycles. For a 40 MHz fPFD, this corresponds to 2.36 ms. After a band calibration completes, the feedback action of the PLL results in the VCO locking to the correct frequency. The speed to be locked depends on the nonlinear cycle slipping behavior, as well as the small signal settling of the loop. For an accurate estimation of the lock time, download the [ADIsimPLL](http://www.analog.com/adisimpll?doc=ADRF6720-27.pdf) tool to capture these effects correctly. In general, higher bandwidth loops tend to lock more quickly than lower bandwidth loops.

The lock detect signal is available as one of the selectable outputs through the MUXOUT pin, with a logic high signifying that the loop is locked. The control bits for the MUXOUT pin are the REF_MUX_SEL bits (Register 0x21[6:4]), and the default configuration is for PLL lock detect.

Required PLL/VCO Settings and Register Write Sequence

In addition to writing to the necessary registers to configure the PLL and VCO for the desired LO frequency and phase noise performance, the registers listed in [Table 9](#page-19-0) are the required registers to write.

To ensure that the PLL locks to the desired frequency, follow the proper write sequence of the PLL registers. Configure the PLL registers accordingly to achieve the desired frequency, and the last writes must be to Register 0x02 (INT_DIV), Register 0x03 (FRAC_DIV), or Register 0x04 (MOD_DIV). When Register 0x02, Register 0x03, and Register 0x04 are programmed, an internal VCO calibration initiates, which is the last step to locking the PLL.

Table 9. Required PLL/VCO Register Writes

External LO Mode

Use the VCO_SEL bits (Register 0x22[2:0]) to select external or internal LO mode. To configure for external LO mode, set Register 0x22[2:0] to 4 decimal and apply the differential LO signals to Pin 33 (LOIN−) and Pin 34 (LOIN+). The external LO frequency range is 700 MHz to 3 GHz. When the polyphase phase splitter is selected, a $1 \times$ LO signal is required for the active mixer, or a $2 \times$ LO can be used with the internal quadrature divider, as shown i[n Table 6.](#page-18-0)

There is also the option of using an external VCO with the internal PLL. In this case, the PLL is enabled, but the VCO blocks are turned off.

The LOIN+ and LOIN− input pins must be ac-coupled. When not in use, leave the LOIN+ and LOIN− pins unconnected.

LO Polarity

The [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) offers the flexibility of specifying the quadrature polarity on LO to the I channel or Q channel mixers. This specification determines whether the LO is injected above or below the RF frequency. RF frequency can place either above or below the LO depending on the Register 0x32[11:8] setting as well as the phase relationship between the baseband I and Q. For normal operation and characterization, the Register 0x32 settings are 2 decimal for POL_I (Register 0x32[9:8]) and 1 decimal for POL_Q (Register 0x32, Bits[11:10]). Setting Register 0x32 as such places the RF frequency below the LO ($f_{RF} < f_{LO}$) when Q leads I and places the RF frequency above the LO ($f_{RF} > f_{LO}$) when I leads Q.

Table 10. LO Polarity Setting

LO Outputs

The [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) can provide either a differential $1 \times$ or $2 \times$ LO output signal at the LOOUT+ and LOOUT− pins (Pin 18 and Pin 19, respectively). The availability of the LO signal makes it possible to daisy-chain many devices. On[e ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) device can serve as the master where the LO signal is sourced, and the subsequent slave devices can share the same LO output signal from the master.

When the quadrature LO signals are generated using the quadrature divider, the output signal is available at either 2× or $1\times$ the frequency of the LO signal at the mixer by setting LO_DRV2X_EN bit (Register 0x1[8]) and DRVDIV2_EN bit (Register 0x22[5]). However, $1 \times$ the frequency of the LO signal in this case has a phase ambiguity of 180° relative to the LO signal that drives the mixer core. Because of this phase ambiguity, the utility of this $1 \times LO$ output signal as a system daisy-chained LO signal is compromised. To avoid this ambiguity, a second $1 \times$ the frequency of the LO signal output is made available after the quadrature divider. This second $1 \times LO$ output path is enabled by setting the LO_DRV1X_EN bit (Register 0x01[7]) high.

When the quadrature LO signals are generated using the polyphase phase splitter, the output signal is also available at $1\times$ the frequency of the LO signal by setting LO_DRV1X_EN bit (Register 0x10[7]) high.

Set the output to different drive levels by accessing the LO_DRV_LVL bits (Register 0x22[7:6]), as shown in [Table 11.](#page-19-1)

Table 11. LO Output Level at 2140 MHz

BASEBAND

The baseband inputs are designed to work with a 2.68 V common-mode voltage. To match the 100 Ω impedance of the DAC, place a shunt 100 Ω external resistor across the I and Q inputs.

The voltages applied to the differential baseband inputs (I+, I−, Q+, and Q−) drive the V-to-I stage that converts baseband voltages into currents. The converted modulated signal current feeds the modulator mixer core.

A programmable dc current can be added to both the I and Q channels to null any carrier feedthrough at the RF output. Refer to the [Carrier Feedthrough Nulling](#page-25-1) section for more information

The linearity can be optimized by adding the amplitude and phase correction signals to the current output via the MOD_RSEL (Register 0x31[12:6]) and MOD_CSEL (Register 0x31[5:0]) adjustment. Refer to the [Linearity](#page-26-0) section for more information.

ACTIVE MIXERS

The [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) has two double balanced mixers: one for the in-phase channel (I channel) and the other for the quadrature channel (Q channel). They upconvert the modulated baseband signal currents by the LO signals to the RF.

Tunable RF_{OUT} Balun

The [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) integrates a programmable balun operating over a frequency range from 700 MHz to 3000 MHz. It offers single-ended-to-differential conversion and provides additional common-mode noise rejection.

The capacitors at the input and output of the balun in parallel with the inductive windings of the balun change the resonant frequency of the inductor capacitor (LC) tank. Therefore, selecting the proper combination of BAL_CIN (Register 0x30[3:0]) and BAL_COUT (Register 0x30[7:4]) sets the desired frequency and optimizes gain. Under most circumstances, it is suggested to set BAL_CIN and BAL_COUT over the frequency profile given in [Table 12.](#page-20-3) However, for matching reasons, it is advantageous to tune the registers independently.

Figure 43. Integrated Tunable Balun

ENBL

The ENBL pin quickly enables/disables the RF output. The circuit blocks that are enabled/disabled with the ENBL pin can be programmed by setting the appropriate bits in the enables register (Register 0x01) and the ENBL_MASK register (Register 0x10). When the bits in the enables and the ENBL_MASK register are 1, pulling the ENBL pin low disables and pulling high enables the internal blocks more quickly than possible with an SPI write operation.

Table 13. Enable/Disable Settings

¹ This bit refers to any of the 11 bits in the register.

 $2 X =$ don't care.

SERIAL PORT INTERFACE

The SPI of th[e ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) allows the user to configure the device for specific functions or operations via a 3-pin SPI port. This interface provides users with added flexibility and customization. The SPI consists of three control lines: SCLK, SDIO, and $\overline{\text{CS}}$. The timing requirements for the SPI port are shown in [Table 2.](#page-6-2)

The [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) protocol consists of seven register address bits, followed by a read/write and 16 data bits. Both the address and data fields are organized with the most significant bit (MSB) first, and end with the least significant bit (LSB).

On a write cycle, up to 16 bits of serial write data are shifted in, MSB to LSB. If the rising edge of \overline{CS} occurs before the LSB of the serial data is latched, only the bits that were latched are written to the device. If more than 16 data bits are shifted in, the 16 most recent bits are written to the device. Th[e ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) input logic level for the write cycle supports an interface as low as 1.4 V.

On a read cycle, up to 16 bits of serial read data are shifted out, MSB first. Data shifted out beyond 16 bits is undefined. Readback content at a given register address does not necessarily correspond with the write data of the same address. The output logic level for a read cycle is 2.3 V.

BASIC CONNECTIONS FOR OPERATION

Figure 44. Basic Connections for Operation (Loop Filter Set to 20 kHz)

[Figure 44](#page-22-2) shows the basic connections for operating the [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) as they are implemented on the evaluation board of the device.

POWER SUPPLY AND GROUNDING

Connect the power supply pins to a 3.3 V source; the pins can range between 3.15 V and 3.45 V. Individually decouple the pins using 100 pF and 0.1 µF capacitors located as close as possible to the pins. Individually decouple the three internal decoupling nodes (labeled DECL3, DECL2, and DECL1) with capacitors as shown in [Figure 44.](#page-22-2)

Tie the 11 GND pins to the same ground plane through low impedance paths.

Solder the exposed pad on the underside of the package to a ground plane with low thermal and electrical impedance. If the ground plane spans multiple layers on the circuit board, stitch them together under the exposed pad. Th[e AN-772 Application](http://www.analog.com/an-772?doc=ADRF6720-27.pdf) [Note](http://www.analog.com/an-772?doc=ADRF6720-27.pdf) discusses the thermal and electrical grounding of the LFCSP package in detail.

BASEBAND INPUTS

Drive the four I and Q inputs with an external bias level of 2.68 V. These inputs are generally dc-coupled to the outputs of a dual DAC. The nominal drive level used in the characterization of the [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) is 1 V p-p differential (or 500 mV p-p on each pin).

LO INPUT

The external LO input is designed to be driven differentially. AC couple both sides of the differential LO source through a pair of series capacitors to the LOIN+ and LOIN− pins.

The typical LO drive level, used for the characterization of the [ADRF6720-27,](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) is 0 dBm.

Apply the reference frequency for the PLL (between 5.7 MHz and 320 MHz) to the REFIN pin, which is ac-coupled. If the REFIN pin is being driven from a 50 Ω source, terminate the pin with 50 Ω as shown i[n Figure 44.](#page-22-2) Apply a drive level of about 4 dBm to 14 dBm; 4 dBm is used at characterization.

LOOP FILTER

The loop filter i[n Figure 44](#page-22-2) is connected between the CP and VTUNE pins. The recommended components for 20 kHz filter designs are shown in [Table 8.](#page-18-2)

RF OUTPUT

The RF output is available at the RFOUT pin (Pin 24), which can drive a 50 Ω load.

APPLICATIONS INFORMATION **DAC TO I/Q MODULATOR INTERFACING**

The [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) is designed to interface with minimal components to members of the Analog Devices, Inc., family of TxDAC® converters. These dual- or quad-channel differential current sinking DACs provide a current swing from 0 mA to 20 mA. The interface described in this section can be used with any DAC that has a similar output.

An example of interfacing the dual-channel differential current sinking TxDAC is shown i[n Figure](#page-24-3) 45. The baseband inputs of the [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) require a dc bias of 2.68 V and the TxDAC outputs interface seamlessly wit[h ADRF6720-27.](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) Place a shunt 100 $Ω$ external resistor across the I and Q inputs to match the 100 Ω impedance of the DAC. With the 50 Ω termination resistors to the power supply in the DAC outputs, the 100 Ω shunt resistors across the I and Q inputs with a 20 mA full-scale current and bleed current , the resulting drive signal from each differential pair is 1 V p-p differential (with the DAC running at 0 dBFS), with a 2.68 V dc bias.

Figure 45. Interface Between the TxDAC an[d ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) with 50 Ω Resistors to Ground to Establish the 2.68 V DC Bias for th[e ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) Baseband Inputs

Adjust the voltage swing for a given DAC output current by placing a different resistance value on R_{LI} and R_{LO} to the interface (see [Figure](#page-24-3) 45). This adjustment has the effect of varying the ac swing without changing the dc bias already established by the 50 Ω resistors. A higher resistance value increases the output power of the [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) and signal-to-noise ratio (SNR) at the cost of higher intermodulation distortion.

[Figure 46](#page-24-4) shows the relationship between the swing-limiting resistor and the peak-to-peak ac swing that it produces when 50 Ω bias-setting resistors are used. The differential peak-topeak swing at the modulator input is

$$
V_{SIGNAL} = I_{FS} \times \frac{\left[2 \times R_{B} \times R_{L}\right]}{\left[2 \times R_{B} + R_{L}\right]}
$$

Figure 46. Relationship Between the AC Swing Limiting Resistance and the Peak-to-Peak Voltage Swing with 50 Ω Bias Setting Resistors

Figure 47. Differential Baseband Input Resistance and Input Capacitance Equivalents(Shunt R, Shunt C)

I/Q Filtering

An antialiasing filter between the DAC and modulator is necessary to filter out Nyquist images, common-mode noise, and broadband DAC noise. The interface for setting up the biasing and ac swing described in the [DAC to I/Q Modulator](#page-24-1) [Interfacing](#page-24-1) section lends itself well to the introduction of such a filter. The filter can be inserted between the dc bias setting resistors and the ac swing limiting resistor. With this configuration, the dc bias setting resistors set the source impedance, and the ac swing limiting resistor sets the load impedance with a high differential I and Q input impedance in parallel for the filter.

BASEBAND BANDWIDTH

The [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) can be used with a DAC generating a complex IF (CIF), as well as a zero IF signal (ZIF). The 1 dB bandwidth of the [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) is more than 1000 MHz. [Figure 48](#page-25-3) shows the baseband frequency response of [ADRF6720-27,](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) facilitating high CIF and providing sufficient flat bandwidth for digital predistortion (DPD) algorithms. Any flatness variations across frequency at the [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) RF output have been calibrated out of this measurement.

CARRIER FEEDTHROUGH NULLING

Carrier feedthrough results from minute dc offsets that occur on the differential baseband inputs. In an I/Q modulator, nonzero differential offsets mix with the LO and result in carrier feedthrough to the RF output. In addition to this effect, some of the signal power at the LO input couples directly to the RF output (this may be as a result of bond wire to bond wire coupling or coupling through the silicon substrate). The net carrier feedthrough at the RF output is the vector combination of the signals that appear at the output as a result of these two effects.

The [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) has a feature to add dc current, positive or negative, to both the I and Q channels for carrier feedthrough nulling[. Figure 49](#page-25-4) shows carrier feedthrough vs. DCOFF_I (Register 0x33[15:8]) and DCOFF_Q (Register 0x33[7:0]).

The carrier feedthrough nulling can also be accomplished externally by a TxDAC.

Figure 49. Carrier Feedthrough Optimization Through DCOFF_I and DCOFF_Q Adjustment

SIDEBAND SUPPRESSION OPTIMIZATION

Sideband suppression results from gain and phase imperfection between the I and Q channels. Sideband suppression also results from the quadrature error in generating quadrature LO signals. The net unwanted sideband signal at the RF output is the vector combination of the signals as a result of these effects.

The [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) offers quadrature phase adjustment through the I_LO (Register 0x32[3:0]) and Q_LO (Register 0x32[7:4]) parameters to reject unwanted sideband signal.

[Figure 50](#page-25-5) shows the level of unwanted sideband signal achievable from the [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) across the I_LO and Q_LO parameters

If further optimization is required, the amplitude and phase adjustments can be made externally by a TxDAC. The result of this type of adjustment is shown in [Figure 51.](#page-26-2)

Figure 50. Sideband Suppression Optimization Through I_LO and Q_LO Adjustment; LO = 2140 MHz

Figure 51. Sideband Suppression Before and After Nulling Using I_LO and Q_LO Through External Adjustment; LO = 2140 MHz

LINEARITY

The linearity i[n ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) can be optimized through the MOD_RSEL (Register 0x31[12:6]) and MOD_CSEL (Register 0x31[5:0]) settings. The resistance and capacitance curves as a function of the MOD_RSEL and MOD_CSEL settings. These settings control the amount of antiphase distortion to the baseband input stages to correct for distortion.

The top two bits (Register 0x31[12:11]) of MOD_RSEL and the MSB (Register 0x31[5]) of MOD_CSEL are used as a range setting[. Figure 52](#page-26-3) an[d Figure 53](#page-26-4) show the output IP3 and output IP2 that are achievable across the MOD_RSEL and MOD_CSEL settings.

[Figure 52](#page-26-3) an[d Figure 53](#page-26-4) show both a surface and a contour plot in one figure. The contour plot is located directly underneath the surface plot. The peaks on the surface plot indicate the maximum output IP3 and maximum output IP2, and the same color pattern on the contour plot determines the optimized MOD_RSEL and MOD_CSEL values. The overall shape of the output IP3 plot varies with the MOD_RSEL setting more than the MOD_CSEL setting.

Figure 52. OIP3 vs. MOD_CSEL and MOD_RSEL at fRF = 2140 MHz, I/Q Amplitude Per Tone = 0.3 V p-p Differential

Figure 53. OIP2 vs. MOD_CSEL and MOD_RSEL at fRF = 2140 MHz, I/Q Amplitude per Tone = 0.3 V p-p Differential

LO AMPLITUDE AND COMMON-MODE VOLTAGE

The typical External LO driving level of the [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) is 0 dBm differential. All the baseband inputs must be externally dc biased to 2.68 V[. Figure 54](#page-26-5) and [Figure 55](#page-27-2) show the performance variation vs. the external LO amplitude and baseband commonmode voltage, respectively.

Figure 54. SSB Output Power, Second- and Third-Order Harmonics, Carrier Feedthrough, Sideband Suppression, OIP2, and OIP3 vs. External LO Amplitude; Baseband I/Q Amplitude = 0.6 V p-p Differential for OIP2, and OIP3, 1 V p-p Differential for P_{OUT}, *Sideband Suppression, HD2, HD3, Carrier* $Feedthrough, f_{OUT} = 2140 MHz, 25°C$

Data Sheet **ADRF6720-27**

*Figure 55. SSB Output Power, Second- and Third-Order Harmonics, Carrier Feedthrough, Sideband Suppression, OIP2, and OIP3 vs. Baseband I/Q Amplitude = 0.6 V p-p Differential for OIP2, and OIP3, 1 V p-p Differential for P*_{OUT}, Sideband Suppression, HD2, HD3, Carrier Feedthrough, f_{OUT} = *2140 MHz, 25°C*

OPERATING OUT OF FREQUENCY RANGE

The operating frequency range of the [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) can be extended above 3000 MHz using the external 1x LO through the polyphase filter. Above the specified RF frequency range of 3000 MHz, loss from internal balun results in output power drop and output IP2 and IP3 degradation, accordingly. See [Figure 56](#page-27-3) for a plot of typical SSB output power, second- and third-order harmonics, carrier feedthrough, sideband suppression, OIP2, and OIP3 performance from 3000 MHz to 4000 MHz above operating frequency.

Figure 56. Typical SSB Output Power, Second- and Third-Order Harmonics, Carrier Feedthrough, Sideband Suppression, OIP2, and OIP3 Performance Above Operating Frequency; Baseband I/Q Amplitude = 0.6 V p-p Differential for OIP2, and OIP3, 1 V p-p Differential for P_{OUT}, Sideband Suppression, HD2, HD3, Carrier Feedthrough, 25°C

SPURIOUS PERFORMANCE

[Figure 57](#page-27-4) to [Figure 60](#page-28-1) show typical spurious emission of the PFD harmonics at the RF output ($f_{LO} \pm N \times f_{\text{PPD}}$). As shown in [Figure 57](#page-27-4) to [Figure 60,](#page-28-1) the [ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) typically achieves better than −90 dBc/Hz PFD harmonic spurious emissions at most offsets. If required, the spurious emission profile shown in [Figure 57](#page-27-4) to [Figure 60](#page-28-1) can be tailored to each individual

application by selecting a combination of PLL reference frequency, PFD frequency, and LO frequency in order to ensure that the higher spurious emissions fall out of the band of interest. For more information, contact application support.

*Figure 57. PFD Spurious Emissions on Modulator Output, f*_{LO} − N × f_{PFD}; *f*_{LO} = 1036.8 MHz, RF_{OUT} ≈ 4 dBm at 25°C, f_{REF} = 61.44 MHz at 4 dBm, f_{PFD} = *15.36 MHz, Integer PLL Mode*

*Figure 58. PFD Spurious Emissions on Modulator Output, f*_{LO} − N × f_{PFD}; *f*_{LO} = 1128.96 MHz, RF_{OUT} ≈ 4 dBm at 25°C, f_{REF} = 61.44 MHz at 4 dBm, f_{PFD} = *15.36 MHz, Integer PLL Mode*

Figure 59. PFD Spurious Emissions on Modulator Output, f_{LO} + N \times *f_{PFD};* f_{LO} = 1658.88 MHz, RF_{OUT} ≈ 4 dBm at 25°C, f_{REF} = 61.44 MHz at 4 dBm, f_{PFD} = *15.36 MHz, Integer PLL Mode*

Figure 60. PFD Spurious Emissions on Modulator Output, $f_{LO} + N \times f_{PFO}$; f_{LO} = 1781.76 MHz, RF_{OUT} \approx 4 dBm at 25°C, fREF = 61.44 MHz at 4 dBm, fPFD = 15.36 MHz, Integer PLL Mode

LAYOUT

Solder the exposed pad on the underside of th[e ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) to a low thermal and electrical impedance ground plane. This pad is typically soldered to an exposed opening in the solder mask on the evaluation board. Notice the use of 25 via holes on the exposed pad of th[e ADRF6720-27 e](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf)valuation board. Connect these ground vias to all other ground layers on the evaluation board to maximize heat dissipation from the device package.

Figure 61. Evaluation Board Layout for th[e ADRF6720-27 P](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf)ackage

Data Sheet **ADRF6720-27**

12488-058

2488-058

CHARACTERIZATION SETUPS

The primary setup used to characterize th[e ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) is shown in [Figure 62.](#page-29-1) This setup was used to evaluate the product as a single-sideband modulator. An automated software program (VEE) was used to control equipment over the IEEE bus. The setup was used to measure SSB, OIP2, OIP3, output P1 dB (OP1dB), LO, and sideband suppression null.

ADRF6720-27 TEST RACK ASSEMBLY (INTERNAL VCO CONFIGURATION)
ALL INSTRUMENTS ARE CONNECTED IN DAISY-CHAIN
FASHION VIA GBIP CABLE UNLESS OTHERWISE NOTED.

For phase noise and reference spur measurements, see the phase noise setup shown in [Figure 63.](#page-30-0) Phase noise was measured on an LO and modulator output.

Figure 62. General Characterization Setup

12488-059

059 12488-

ADRF6720-27 PHASE NOISE STAND SETUP ALL INSTRUMENTS ARE CONNECTED IN DAISY-CHAIN FASHION VIA GBIP CABLE UNLESS OTHERWISE NOTED.

Figure 63. Characterization Setup for Phase Noise and Reference Spur Measurements

REGISTER MAP

Table 14[. ADRF6720-27](http://www.analog.com/ADRF6720-27?doc=ADRF6720-27.pdf) Register Map

REGISTER DETAILS

Address: 0x00, Reset: 0x0000, Name: SOFT_RESET

Table 15. Bit Descriptions for SOFT_RESET

Address: 0x01, Reset: 0xF67F, Name: ENABLES

Table 16. Bit Descriptions for ENABLES

Address: 0x02, Reset: 0x002C, Name: INT_DIV

Table 17. Bit Descriptions for INT_DIV

Address: 0x03, Reset: 0x0128, Name: FRAC_DIV

[15:0] FRAC_DIV (RW) Divider FRAC Value

Table 18. Bit Descriptions for FRAC_DIV

Address: 0x04, Reset: 0x0600, Name: MOD_DIV

Table 19. Bit Descriptions for MOD_DIV

Address: 0x10, Reset: 0xF67F, Name: ENBL_MASK

Table 20. Bit Descriptions for ENBL_MASK

Address: 0x20, Reset: 0x0C26, Name: CP_CTL

Table 21. Bit Descriptions for CP_CTL

Address: 0x21, Reset: 0x000B, Name: PFD_CTL

Table 22. Bit Descriptions for PFD_CTL

Data Sheet **ADRF6720-27**

Address: 0x22, Reset: 0x2A03, Name: VCO_CTL

Table 23. Bit Descriptions for VCO_CTL

Address: 0x30, Reset: 0x0000, Name: BALUN_CTL

Table 24. Bit Descriptions for BALUN_CTL

Address: 0x31, Reset: 0x1101, Name: MOD_LIN_CTL

Table 25. Bit Descriptions for MOD_LIN_CTL

Address: 0x32, Reset: 0x0900, Name: MOD_CTL0

Table 26. Bit Descriptions for MOD_CTL0

Address: 0x33, Reset: 0x0000, Name: MOD_CTL1

Table 27. Bit Descriptions for MOD_CTL1

Address: 0x40, Reset: 0x0010, Name: PFD_CP_CTL

Table 28. Bit Descriptions for PFD_CP_CTL

Address: 0x42, Reset: 0x000E, Name: DITH_CTL1

Table 29. Bit Descriptions for DITH_CTL1

Address: 0x43, Reset: 0x0000, Name: DITH_CTL2

[15:0] DITH_VAL Set Dither value

Table 30. Bit Descriptions for DITH_CTL2

Data Sheet **ADRF6720-27**

Address: 0x45, Reset: 0x0000, Name: VCO_CTL2

Table 31. Bit Descriptions for VCO_CTL2

Address: 0x49, Reset: 0x16BD, Name: VCO_CTL3

Table 32. Bit Descriptions for VCO_CTL3

OUTLINE DIMENSIONS

COMPLIANT TO JEDEC STANDARDS MO-220-WJJD.

Figure 64. 40-Lead Lead Frame Chip Scale Package [LFCSP_WQ] 6 mm × 6 mm Body, Very Very Thin Quad (CP-40-11) Dimensions shown in millimeters

ORDERING GUIDE

¹ Z = RoHS Compliant Part.

©2014–2015 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D12488-0-9/15(B)

www.analog.com

Rev. B | Page 43 of 43

ООО "ЛайфЭлектроникс" "LifeElectronics" LLC

ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 30101810900000000703 БИК 044030703

 Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

 Мы предлагаем:

- *Конкурентоспособные цены и скидки постоянным клиентам.*
- *Специальные условия для постоянных клиентов.*
- *Подбор аналогов.*
- *Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.*
- *Приемлемые сроки поставки, возможна ускоренная поставка.*
- *Доставку товара в любую точку России и стран СНГ.*
- *Комплексную поставку.*
- *Работу по проектам и поставку образцов.*
- *Формирование склада под заказчика.*
- *Сертификаты соответствия на поставляемую продукцию (по желанию клиента).*
- *Тестирование поставляемой продукции.*
- *Поставку компонентов, требующих военную и космическую приемку.*
- *Входной контроль качества.*
- *Наличие сертификата ISO.*

 В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- *Регистрацию проекта у производителя компонентов.*
- *Техническую поддержку проекта.*
- *Защиту от снятия компонента с производства.*
- *Оценку стоимости проекта по компонентам.*
- *Изготовление тестовой платы монтаж и пусконаладочные работы.*

 Tел: +7 (812) 336 43 04 (многоканальный) Email: org@lifeelectronics.ru

www[.lifeelectronics.ru](http://lifeelectronics.ru/)