


## 3G/HD/SD-SDI Serializer with Complete SMPTE Video Support

### Key Features


- Operation at 2.970Gb/s, 2.970/1.001Gb/s, 1.485Gb/s, 1.485/1.001Gb/s and 270Mb/s
- Supports SMPTE ST 425 (Level A and Level B), SMPTE ST 424, SMPTE ST 292, SMPTE ST 259-C and DVB-ASI
- Integrated Cable Driver
- Integrated, low noise VCO
- Integrated Narrow-Bandwidth PLL
- Ancillary data insertion
- Optional conversion from SMPTE ST 425 Level A to Level B for 1080p 50/60 4:2:2 10-bit
- Parallel data bus selectable as either 20-bit or 10-bit
- SMPTE video processing including TRS calculation and insertion, line number calculation and insertion, line based CRC calculation and insertion, illegal code re-mapping, SMPTE ST 352 payload identifier generation and insertion
- GSPI host interface
- +1.2V digital core power supply, +1.2V and +3.3V analog power supplies, and selectable +1.8V or +3.3V I/O power supply
- -20°C to +85°C operating temperature range
- Low power operation (typically at 400mW, including Cable Driver)
- Small 11mm x 11mm 100-ball BGA package
- Pb-free and RoHS compliant

### Applications

Application: Single Link (3G-SDI) to Dual Link (HD-SDI) Converter



Application: Dual Link (HD-SDI) to Single Link (3G-SDI) Converter



### Description

The GS2962 is a complete SDI Transmitter, generating a SMPTE ST 424, SMPTE ST 292, SMPTE ST 259-C or DVB-ASI compliant serial digital output signal.

The integrated narrow-BW PLL allows the device to accept parallel clocks with high input jitter, and still provide a SMPTE compliant serial digital output.

The device can operate in four basic user selectable modes: SMPTE mode, DVB-ASI mode, Data-Through mode, or Standby mode.

In SMPTE mode, the GS2962 performs all SMPTE processing features. Both SMPTE ST 425 Level A and Level B formats are supported with optional conversion from Level A to Level B for 1080p 50/60 4:2:2 10-bit.

In DVB-ASI mode, the device will perform 8b/10b encoding prior to transmission.

In Data-Through mode, all SMPTE and DVB-ASI processing is disabled. The device can be used as a simple parallel to serial converter.

The device can also operate in a lower power Standby mode. In this mode, no signal is generated at the output.

The GS2962 integrates a fully SMPTE-compliant Cable Driver for SMPTE ST 259-C, SMPTE ST 292 and SMPTE ST 424 interfaces. It features automatic dual slew-rate selection, depending on 3Gb/s or HD or SD operational requirements.

## Functional Block Diagram




Figure A: GS2962 Functional Block Diagram

## Revision History

Version	ECO	PCN	Date	Changes and/or Modifications
8	014806	–	September 2013	Updates throughout the document.
7	155080	56059	October 2010	Revised power rating in standby mode. Documented CSUM behaviour in <a href="#">Section 4.7</a> , <a href="#">Section 4.8.4</a> and <a href="#">Configuration and Status Registers</a> .
6	153717	–	March 2010	Updates throughout entire document. Added <a href="#">Figure 4-2</a> , <a href="#">Figure 4-3</a> and <a href="#">Figure 4-4</a> . Correction to registers 040h to 13Fh in <a href="#">Table 4-17: Configuration and Status Registers</a> .
5	152224	–	July 2009	Updated Device Latency numbers in <a href="#">2.4 AC Electrical Characteristics</a> . Updates to <a href="#">4.7 ANC Data Insertion</a> . Replaced <a href="#">7.3 Marking Diagram</a> .
4	151319	–	January 2009	Correction to timing values in <a href="#">Table 4-1: GS2962 Digital Input AC Electrical Characteristics</a> .
3	150802	–	December 2008	Conversion to Data Sheet.
2	150720	–	October 2008	Conversion to Preliminary Data Sheet.
1	148587	–	September 2008	New Document.

# Contents

Key Features .....	1
Applications.....	1
Description.....	1
Functional Block Diagram .....	2
Revision History .....	2
1. Pin Out.....	7
1.1 Pin Assignment .....	7
1.2 Pin Descriptions .....	8
2. Electrical Characteristics .....	16
2.1 Absolute Maximum Ratings .....	16
2.2 Recommended Operating Conditions .....	16
2.3 DC Electrical Characteristics .....	17
2.4 AC Electrical Characteristics .....	19
3. Input/Output Circuits .....	22
4. Detailed Description.....	26
4.1 Functional Overview .....	26
4.2 Parallel Data Inputs .....	27
4.2.1 Parallel Input in SMPTE Mode.....	29
4.2.2 Parallel Input in DVB-ASI Mode.....	29
4.2.3 Parallel Input in Data-Through Mode.....	30
4.2.4 Parallel Input Clock (PCLK) .....	30
4.3 SMPTE Mode .....	31
4.3.1 H:V:F Timing .....	31
4.3.2 CEA 861 Timing.....	33
4.4 DVB-ASI Mode .....	41
4.5 Data-Through Mode .....	41
4.6 Standby Mode .....	41
4.7 ANC Data Insertion .....	42
4.7.1 ANC Insertion Operating Modes .....	42
4.7.2 3G ANC Insertion.....	44
4.7.3 HD ANC Insertion.....	45
4.7.4 SD ANC Insertion.....	46
4.8 Additional Processing Functions .....	47
4.8.1 Video Format Detection .....	47
4.8.2 3G Format Detection .....	50
4.8.3 ANC Data Blanking.....	52
4.8.4 ANC Data Checksum Calculation and Insertion.....	52
4.8.5 TRS Generation and Insertion .....	52
4.8.6 HD and 3G Line Number Calculation and Insertion.....	53
4.8.7 Illegal Code Re-Mapping.....	53
4.8.8 SMPTE ST 352 Payload Identifier Packet Insertion .....	54
4.8.9 Line Based CRC Generation and Insertion (HD/3G) .....	55
4.8.10 EDH Generation and Insertion .....	55
4.8.11 SMPTE ST 372 Conversion .....	56

4.8.12 Processing Feature Disable .....	56
4.9 Serial Digital Output .....	57
4.9.1 Output Signal Interface Levels .....	57
4.9.2 Overshoot/Undershoot .....	59
4.9.3 Slew Rate Selection .....	59
4.9.4 Serial Digital Output Mute .....	59
4.10 Serial Clock PLL .....	60
4.10.1 PLL Bandwidth .....	60
4.10.2 Lock Detect .....	61
4.11 GSPI Host Interface .....	62
4.11.1 Command Word Description .....	63
4.11.2 Data Read or Write Access .....	63
4.11.3 GSPI Timing .....	64
4.12 Host Interface Register Maps .....	66
4.13 JTAG ID Codeword .....	75
4.14 JTAG Test Operation .....	75
4.15 Device Power-Up .....	75
4.16 Device Reset .....	75
5. Application Reference Design .....	76
5.1 Typical Application Circuit .....	76
6. References & Relevant Standards .....	77
7. Package & Ordering Information .....	78
7.1 Package Dimensions .....	78
7.2 Packaging Data .....	79
7.3 Marking Diagram .....	79
7.4 Solder Reflow Profiles .....	80
7.5 Ordering Information .....	80

## List of Figures

Figure 3-1: Differential Output Stage (SDO/ $\overline{\text{SDO}}$ ) .....	22
Figure 3-2: Digital Input Pin .....	22
Figure 3-3: Digital Input Pin with Schmitt Trigger ( $\overline{\text{RESET}}$ ) .....	23
Figure 3-4: Digital Input Pin with weak pull-down - maximum pull-down current .....	23
Figure 3-5: Digital Input Pin with weak pull-up - maximum pull-up current .....	23
Figure 3-6: Bidirectional Digital Input/Output Pin with programmable drive strength.....	24
Figure 3-7: Bidirectional Digital Input/Output Pin with programmable drive strength.....	24
Figure 3-8: VBG .....	25
Figure 3-9: Loop Filter .....	25
Figure 4-1: GS2962 Video Host Interface Timing Diagrams .....	27
Figure 4-2: H:V:F Output Timing - 3G Level A and HDTV 20-bit Mode .....	32
Figure 4-3: H:V:F Output Timing - 3G Level A and HDTV 10-bit Mode 3G Level B 20-bit Mode, each 10-bit stream .....	32
Figure 4-4: H:V:F Output Timing - 3G Level B 10-bit Mode .....	32
Figure 4-5: H:V:F Input Timing - HD 20-bit Input Mode .....	32
Figure 4-6: H:V:F Input Timing - HD 10-bit Input Mode .....	33
Figure 4-7: H:V:F Input Timing - SD 20-bit Mode .....	33
Figure 4-8: H:V:F Input Timing - SD 10-bit Mode .....	33
Figure 4-9: H:V:DE Input Timing 1280 x 720p @ 59.94/60 (Format 4) .....	35
Figure 4-10: H:V:DE Input Timing 1920 x 1080i @ 59.94/60 (Format 5) .....	35
Figure 4-11: H:V:DE Input Timing 720 (1440) x 480i @ 59.94/60 (Format 6&7) .....	36
Figure 4-12: H:V:DE Input Timing 1280 x 720p @ 50 (Format 19) .....	36
Figure 4-13: H:V:DE Input Timing 1920 x 1080i @ 50 (Format 20) .....	37
Figure 4-14: H:V:DE Input Timing 720 (1440) x 576 @ 50 (Format 21&22) .....	38
Figure 4-15: H:V:DE Input Timing 1920 x 1080p @ 59.94/60 (Format 16) .....	38
Figure 4-16: H:V:DE Input Timing 1920 x 1080p @ 50 (Format 31) .....	39
Figure 4-17: H:V:DE Input Timing 1920 x 1080p @ 23.94/24 (Format 32) .....	39
Figure 4-18: H:V:DE Input Timing 1920 x 1080p @ 25 (Format 33) .....	40
Figure 4-19: H:V:DE Input Timing 1920 x 1080p @ 29.97/30 (Format 34) .....	40
Figure 4-20: ORL Matching Network, BNC and Coaxial Cable Connection .....	57
Figure 4-21: GSPI Application Interface Connection .....	62
Figure 4-22: Command Word Format .....	63
Figure 4-23: Data Word Format .....	63
Figure 4-24: Write Mode .....	64
Figure 4-25: Read Mode .....	64
Figure 4-26: GSPI Time Delay .....	64
Figure 4-27: Reset Pulse .....	75
Figure 5-1: Typical Application Circuit .....	76
Figure 7-1: Package Dimensions .....	78
Figure 7-2: Marking Diagram .....	79
Figure 7-3: Pb-free Solder Reflow Profile .....	80

## List of Tables

Table 1-1: Pin Descriptions .....	8
Table 2-1: Absolute Maximum Ratings.....	16
Table 2-2: Recommended Operating Conditions.....	16
Table 2-3: DC Electrical Characteristics .....	17
Table 2-4: AC Electrical Characteristics .....	19
Table 4-1: GS2962 Digital Input AC Electrical Characteristics.....	27
Table 4-2: GS2962 Input Video Data Format Selections.....	27
Table 4-3: GS2962 PCLK Input Rates.....	30
Table 4-4: CEA861 Timing Formats .....	34
Table 4-5: Supported Video Standards.....	48
Table 4-6: SMPTE ST 352 Packet Data .....	51
Table 4-7: IOPROC Register Bits.....	56
Table 4-8: Serial Digital Output - Serial Output Data Rate.....	57
Table 4-9: $R_{SET}$ Resistor Value vs. Output Swing.....	58
Table 4-10: Serial Digital Output - Overshoot/Undershoot.....	59
Table 4-11: Serial Digital Output - Rise/Fall Time.....	59
Table 4-12: PCLK and Serial Digital Clock Rates .....	60
Table 4-13: GS2962 PLL Bandwidth.....	61
Table 4-14: GS2962 Lock Detect Indication .....	61
Table 4-15: GSPI Time Delay.....	64
Table 4-16: GSPI AC Characteristics.....	65
Table 4-17: Configuration and Status Registers.....	66
Table 7-1: Packaging Data.....	79
Table 7-2: Ordering Information.....	80

# 1. Pin Out

## 1.1 Pin Assignment

	1	2	3	4	5	6	7	8	9	10
A	DIN17	DIN18	F/DE	H/HSYNC	CORE_VDD	PLL_VDD	LF	VBG	RSV	A_VDD
B	DIN15	DIN16	DIN19	PCLK	CORE_GND	PLL_VDD	VCO_VDD	VCO_GND	A_GND	A_GND
C	DIN13	DIN14	DIN12	V/VSYNC	CORE_GND	PLL_GND	PLL_GND	PLL_GND	CD_GND	SDO
D	DIN11	DIN10	STANDBY	SDO_EN/DIS	CORE_GND	RSV	RSV	RSV	CD_GND	SDO
E	CORE_VDD	CORE_GND	RATE_SEL0	RATE_SEL1	CORE_GND	CORE_GND	TDI	TMS	CD_GND	CD_VDD
F	DIN9	DIN8	DETECT_TRS	CORE_GND	CORE_GND	CORE_GND	CORE_GND	TDO	CD_GND	RSET
G	IO_VDD	IO_GND	TIM_861	20bit/10bit	DVB_ASI	SMPTE_BYPASS	IOPROC_EN/DIS	RESET	CORE_GND	CORE_VDD
H	DIN7	DIN6	ANC_BLANK	LOCKED	CORE_GND	CORE_GND	RSV	JTAG/HOST	IO_GND	IO_VDD
J	DIN5	DIN4	DIN1	RSV	RSV	RSV	RSV	TCK	SDOUT_TDO	SCLK_TCK
K	DIN3	DIN2	DIN0	RSV	RSV	RSV	RSV	CORE_VDD	CS_TMS	SDIN_TDI

## 1.2 Pin Descriptions

Table 1-1: Pin Descriptions

Pin Number	Name	Timing	Type	Description
B3, A2, A1, B2, B1, C2, C1, C3, D1, D2	DIN[19:10]		Input	<p>PARALLEL DATA BUS.</p> <p>Please refer to the Input Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility.</p>
				<p>20-bit mode 20BIT/10BIT = HIGH</p> <p>Data Stream 1/Luma data input in SMPTE mode (SMPTE_BYPASS = HIGH)</p> <p>Data input in data through mode (SMPTE_BYPASS = LOW)</p>
				<p>10-bit mode 20BIT/10BIT = LOW</p> <p>Multiplexed Data Stream 1/Luma and Data Stream 2/Chroma data input in SMPTE mode (SMPTE_BYPASS = HIGH)</p> <p>Data input in data through mode (SMPTE_BYPASS = LOW)</p> <p>DVB-ASI data input in DVB-ASI mode (SMPTE_BYPASS = LOW) (DVB_ASI = HIGH)</p>
A3	F/DE	Synchronous with PCLK	Input	<p>PARALLEL DATA TIMING.</p> <p>Please refer to the Input Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility.</p> <p>TIM_861 = LOW: Used to indicate the ODD / EVEN field of the video signal when DETECT_TRS is set LOW. The device will set the F bit in all outgoing TRS signals for the entire period that the F input signal is HIGH (IOPROC_EN/DIS must also be HIGH). The F signal should be set HIGH for the entire period of field 2 and should be set LOW for all lines in field 1 and for all lines in progressive scan systems. The F signal is ignored when DETECT_TRS = HIGH.</p> <p>TIM_861 = HIGH: The DE signal is used to indicate the active video period when DETECT_TRS is set LOW. DE is HIGH for active data and LOW for blanking. See <a href="#">Section 4.3</a> and <a href="#">Section 4.3.2</a> for timing details. The DE signal is ignored when DETECT_TRS = HIGH.</p>

Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Type	Description
A4	H/HSYNC	Synchronous with PCLK	Input	<p>PARALLEL DATA TIMING.</p> <p>Please refer to the Input Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility.</p> <p>TIM_861 is LOW: The H signal is used to indicate the portion of the video line containing active video data, when DETECT_TRS is set LOW.</p> <p>Active Line Blanking The H signal should be LOW for the active portion of the video line. The signal goes LOW at the first active pixel of the line, and then goes HIGH after the last active pixel of the line.</p> <p>The H signal should be set HIGH for the entire horizontal blanking period, including both EAV and SAV TRS words, and LOW otherwise.</p> <p>TRS Based Blanking (H_CONFIG = 1<sub>h</sub>) The H signal should be set HIGH for the entire horizontal blanking period as indicated by the H bit in the received TRS ID words, and LOW otherwise.</p> <p>TIM_861 = HIGH: The HSYNC signal indicates horizontal timing. See <a href="#">Section 4.3</a>.</p> <p>When DETECT_TRS is HIGH, this pin is ignored at all times. If DETECT_TRS is set HIGH and TIM_861 is set HIGH, the DETECT_TRS feature will take priority.</p>
A5, E1, G10, K8	CORE_VDD		Input Power	Power supply connection for digital core logic. Connect to 1.2V DC digital.
A6, B6	PLL_VDD		Input Power	Power supply pin for PLL. Connect to 1.2V DC analog.
A7	LF		Analog Output	Loop Filter component connection.
A8	VBG		Output	Bandgap voltage filter connection.
A9, D6, D7, D8, H7, J4, J5, J6, J7, K4, K5, K6, K7	RSV		–	These pins are reserved and should be left unconnected.
A10	A_VDD		Input Power	VDD for sensitive analog circuitry. Connect to +3.3VDC analog.
B4	PCLK		Input	PARALLEL DATA BUS CLOCK.
				Please refer to the Input Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility.
				3G 20-bit mode PCLK @ 148.5MHz
				3G 10-bit mode DDR PCLK @ 148.5MHz
				HD 20-bit mode PCLK @ 74.25MHz
				HD 10-bit mode PCLK @ 148.5MHz
				SD 20-bit mode PCLK @ 13.5MHz
				SD 10-bit mode PCLK @ 27MHz
				DVB-ASI mode PCLK @ 27MHz

**Table 1-1: Pin Descriptions (Continued)**

Pin Number	Name	Timing	Type	Description
B5, C5, D5, E2, E5, E6, F4, F5, F6, F7, G9, H5, H6	CORE_GND		Input Power	Reserved. Connect to CORE_GND.
B7	VCO_VDD		Input Power	Power pin for VCO. Connect to 1.2V DC analog followed by an RC filter (see <a href="#">Typical Application Circuit on page 76</a> ). VCO_VDD is nominally 0.7V.
B8	VCO_GND		Input Power	Ground connection for VCO. Connect to analog GND.
B9, B10	A_GND		Input Power	GND pins for sensitive analog circuitry. Connect to analog GND.
C4	V/VSYN	Synchronous with PCLK	Input	<p>PARALLEL DATA TIMING.</p> <p>Please refer to the Input Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility.</p> <p>TIM_861 = LOW:</p> <p>The V signal is used to indicate the portion of the video field/frame that is used for vertical blanking, when DETECT_TRS is set LOW.</p> <p>The V signal should be set HIGH for the entire vertical blanking period and should be set LOW for all lines outside of the vertical blanking interval.</p> <p>The V signal is ignored when DETECT_TRS = HIGH.</p> <p>TIM_861 = HIGH:</p> <p>The VSYNC signal indicates vertical timing. See <a href="#">Section 4.3</a> for timing details.</p> <p>The VSYNC signal is ignored when DETECT_TRS = HIGH.</p>
C6, C7, C8	PLL_GND		Input Power	Ground connection for PLL. Connect to analog GND.
C9, D9, E9, F9	CD_GND		Input Power	Ground connection for the serial digital cable driver. Connect to analog GND.
C10, D10	SDO, $\overline{\text{SDO}}$		Output	<p>Serial Data Output Signal.</p> <p>Serial digital output signal operating at 2.97Gb/s, 2.97/1.001Gb/s, 1.485Gb/s, 1.485 /1.001Gb/s or 270Mb/s.</p> <p>The slew rate of the output is automatically controlled to meet SMPTE ST 424, SMPTE ST 292 and SMPTE ST 259 specifications according to the setting of the RATE_SEL0 and RATE_SEL1 pins.</p>
D3	STANDBY		Input	<p>Standby input.</p> <p>HIGH to place the device in Standby mode.</p>
D4	SDO_EN/ $\overline{\text{DIS}}$		Input	<p>CONTROL SIGNAL INPUT.</p> <p>Please refer to the Input Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility.</p> <p>Used to enable or disable the serial digital output stage.</p> <p>When SDO_EN/<math>\overline{\text{DIS}}</math> is LOW, the serial digital output signals SDO and <math>\overline{\text{SDO}}</math> are disabled and become high impedance.</p> <p>When SDO_EN/<math>\overline{\text{DIS}}</math> is HIGH, the serial digital output signals SDO and <math>\overline{\text{SDO}}</math> are enabled.</p>

Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Type	Description
E3, E4	RATE_SELO, RATE_SEL1	Input		CONTROL SIGNAL INPUT. Please refer to the Input Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility. Used to configure the operating data rate.
				RATE_SELO      RATE_SEL1      Data Rate
				0                  0                  1.485 or 1.485/1.001Gb/s
				0                  1                  2.97 or 2.97/1.001Gb/s
				1                  X                  270Mb/s
E7	TDI		Input	COMMUNICATION SIGNAL INPUT. Please refer to the Input Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility. Dedicated JTAG pin. Test data in. This pin is used to shift JTAG test data into the device when the JTAG/HOST pin is LOW.
E8	TMS		Input	COMMUNICATION SIGNAL INPUT. Please refer to the Input Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility. Dedicated JTAG pin. Test mode start. This pin is JTAG Test Mode Start, used to control the operation of the JTAG test when the JTAG/HOST pin is LOW.
E10	CD_VDD		Input Power	Power for the serial digital cable driver. Connect to +3.3V DC analog.
F1, F2, H1, H2, J1, J2, K1, K2, J3, K3	DIN[9:0]	Input		PARALLEL DATA BUS. Please refer to the Input Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility. In 10-bit mode, these pins are not used.
				20-bit mode 20BIT/10BIT = HIGH
				Data Stream 2/Chroma data input in SMPTE mode SMPTE_BYPASS = HIGH DVB_ASI = LOW Data input in data through mode SMPTE_BYPASS = LOW DVB_ASI = LOW Not Used in DVB-ASI mode SMPTE_BYPASS = LOW DVB_ASI = HIGH
				10-bit mode 20BIT/10BIT = LOW      Not used.

**Table 1-1: Pin Descriptions (Continued)**

Pin Number	Name	Timing	Type	Description
F3	DETECT_TRS		Input	<p>CONTROL SIGNAL INPUT.</p> <p>Please refer to the Input Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility.</p> <p>Used to select external HVF timing mode or TRS extraction timing mode.</p> <p>When DETECT_TRS is LOW, the device extracts all internal timing from the supplied H:V:F or CEA-861 timing signals, dependent on the status of the TIM861 pin.</p> <p>When DETECT_TRS is HIGH, the device extracts all internal timing from TRS signals embedded in the supplied video stream.</p>
F8	TDO		Output	<p>COMMUNICATION SIGNAL OUTPUT.</p> <p>Please refer to the Output Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility.</p> <p>Dedicated JTAG pin.</p> <p>JTAG Test Data Output.</p> <p>This pin is used to shift results from the device when the JTAG/<math>\overline{\text{HOST}}</math> pin is LOW.</p>
F10	RSET		Input	An external 1% resistor connected to this input is used to set the SDO/ $\overline{\text{SDO}}$ output signal amplitude.
G1, H10	IO_VDD		Input Power	Power connection for digital I/O. Connect to +3.3V or +1.8V DC digital.
G2, H9	IO_GND		Input Power	Ground connection for digital I/O. Connect to digital GND.
G3	TIM_861		Input	<p>CONTROL SIGNAL INPUT.</p> <p>Please refer to the Input Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility.</p> <p>Used to select external CEA-861 timing mode.</p> <p>When DETECT_TRS is LOW and TIM-861 is LOW, the device extracts all internal timing from the supplied H:V:F timing signals.</p> <p>When DETECT_TRS is LOW and TIM-861 is HIGH, the device extracts all internal timing from the supplied HSYNC, VSYNC, DE timing signals.</p> <p>When DETECT_TRS is HIGH, the device extracts all internal timing from TRS signals embedded in the supplied video stream.</p>
G4	20bit/ $\overline{10\text{bit}}$		Input	<p>CONTROL SIGNAL INPUT.</p> <p>Please refer to the Input Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility.</p> <p>Used to select the input bus width.</p>
G5	DVB_ASI		Input	<p>CONTROL SIGNAL INPUT.</p> <p>Please refer to the Input Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility.</p> <p>Used to enable/disable the DVB-ASI data transmission.</p> <p>When DVB_ASI is set HIGH and <math>\overline{\text{SMPTE\_BYPASS}}</math> is set LOW, then the device will carry out DVB-ASI word alignment, I/O processing and transmission.</p> <p>When <math>\overline{\text{SMPTE\_BYPASS}}</math> and DVB_ASI are both set LOW, the device operates in data-through mode.</p>

Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Type	Description
G6	$\overline{\text{SMPTE\_BYPASS}}$		Input	<p>CONTROL SIGNAL INPUT.</p> <p>Please refer to the Input Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility.</p> <p>Used to enable / disable all forms of encoding / decoding, scrambling and EDH insertion.</p> <p>When set LOW, the device operates in data through mode (DVB_ASI= LOW), or in DVB-ASI mode (DVB_ASI = HIGH).</p> <p>No SMPTE scrambling takes place and none of the I/O processing features of the device are available when <math>\overline{\text{SMPTE\_BYPASS}}</math> is set LOW.</p> <p>When set HIGH, the device carries out SMPTE scrambling and I/O processing.</p>
G7	$\text{IOPROC\_EN}/\overline{\text{DIS}}$		Input	<p>CONTROL SIGNAL INPUT.</p> <p>Please refer to the Input Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility.</p> <p>Used to enable or disable the I/O processing features.</p> <p>When IOPROC_EN/<math>\overline{\text{DIS}}</math> is HIGH, the I/O processing features of the device are enabled. When IOPROC_EN/<math>\overline{\text{DIS}}</math> is LOW, the I/O processing features of the device are disabled.</p> <p>Only applicable in SMPTE mode.</p>
G8	$\overline{\text{RESET}}$		Input	<p>CONTROL SIGNAL INPUT.</p> <p>Please refer to the Input Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility.</p> <p>Used to reset the internal operating conditions to default settings and to reset the JTAG sequence.</p> <p>Normal mode (JTAG/<math>\overline{\text{HOST}}</math> = LOW).</p> <p>When LOW, all functional blocks will be set to default conditions and all input and output signals become high impedance.</p> <p>When HIGH, normal operation of the device resumes.</p> <p>JTAG test mode (JTAG/<math>\overline{\text{HOST}}</math> = HIGH).</p> <p>When LOW, all functional blocks will be set to default and the JTAG test sequence will be reset.</p> <p>When HIGH, normal operation of the JTAG test sequence resumes.</p>
H3	$\overline{\text{ANC\_BLANK}}$		Input	<p>CONTROL SIGNAL INPUT.</p> <p>Please refer to the Input Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility.</p> <p>When <math>\overline{\text{ANC\_BLANK}}</math> is LOW, the Luma and Chroma input data is set to the appropriate blanking levels during the H and V blanking intervals.</p> <p>When <math>\overline{\text{ANC\_BLANK}}</math> is HIGH, the blanking function is disabled.</p> <p>Only applicable in SMPTE mode.</p>
H4	LOCKED		Output	<p>STATUS SIGNAL OUTPUT.</p> <p>Please refer to the Output Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility.</p> <p>PLL lock indication.</p> <p>HIGH indicates PLL is locked.</p> <p>LOW indicates PLL is not locked.</p>

Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Type	Description
H8	JTAG/ $\overline{\text{HOST}}$		Input	<p>CONTROL SIGNAL INPUT.</p> <p>Please refer to the Input Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility.</p> <p>Used to select JTAG test mode or host interface mode.</p> <p>When JTAG/<math>\overline{\text{HOST}}</math> is HIGH, the host interface port is configured for JTAG test.</p> <p>When JTAG/<math>\overline{\text{HOST}}</math> is LOW, normal operation of the host interface port resumes and the separate JTAG pins become the JTAG port.</p>
J8	TCK		Input	<p>COMMUNICATION SIGNAL INPUT.</p> <p>Please refer to the Input Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility.</p> <p>JTAG Serial Data Clock Signal.</p> <p>This pin is the JTAG clock when the JTAG/<math>\overline{\text{HOST}}</math> pin is LOW.</p>
J9	SDOUT_TDO		Output	<p>COMMUNICATION SIGNAL OUTPUT.</p> <p>Please refer to the Output Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility.</p> <p>Shared JTAG/<math>\overline{\text{HOST}}</math> pin. Provided for compatibility with the GS1582. Serial Data Output/Test Data Output.</p> <p>Host Mode (JTAG/<math>\overline{\text{HOST}}</math> = LOW)</p> <p>This pin operates as the host interface serial output, used to read status and configuration information from the internal registers of the device.</p> <p>JTAG Test Mode (JTAG/<math>\overline{\text{HOST}}</math> = HIGH)</p> <p>This pin is used to shift test results and operates as the JTAG test data output, TDO (for new designs, use the dedicated JTAG port).</p> <p><b>Note:</b> If the host interface is not being used leave this pin unconnected.</p> <p>IO_VDD = +3.3V Drive Strength = 12mA</p> <p>IO_VDD = +1.8V Drive Strength = 4mA</p>
J10	SCLK_TCK		Input	<p>COMMUNICATION SIGNAL INPUT.</p> <p>Please refer to the Input Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility.</p> <p>Shared JTAG/<math>\overline{\text{HOST}}</math> pin. Provided for pin compatibility with GS1582. Serial data clock signal.</p> <p>Host Mode (JTAG/<math>\overline{\text{HOST}}</math> = LOW)</p> <p>SCLK_TCK operates as the host interface burst clock, SCLK. Command and data read/write words are clocked into the device synchronously with this clock.</p> <p>JTAG Test Mode (JTAG/<math>\overline{\text{HOST}}</math> = HIGH)</p> <p>This pin is the TEST MODE START pin, used to control the operation of the JTAG test clock, TCK (for new designs, use the dedicated JTAG port).</p> <p><b>Note:</b> If the host interface is not being used, tie this pin HIGH.</p>

**Table 1-1: Pin Descriptions (Continued)**

Pin Number	Name	Timing	Type	Description
K9	$\overline{\text{CS\_TMS}}$		Input	<p>COMMUNICATION SIGNAL INPUT.</p> <p>Please refer to the Input Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility.</p> <p>Chip select / test mode start.</p> <p>JTAG Test mode (<math>\text{JTAG}/\overline{\text{HOST}} = \text{HIGH}</math>)</p> <p><math>\overline{\text{CS\_TMS}}</math> operates as the JTAG test mode start, TMS, used to control the operation of the JTAG test, and is active HIGH (for new designs, use the dedicated JTAG port).</p> <p>Host mode (<math>\text{JTAG}/\overline{\text{HOST}} = \text{LOW}</math>), <math>\overline{\text{CS\_TMS}}</math> operates as the host interface Chip Select, <math>\overline{\text{CS}}</math>, and is active LOW.</p>
K10	SDIN_TDI		Input	<p>COMMUNICATION SIGNAL INPUT.</p> <p>Please refer to the Input Logic parameters in the <a href="#">DC Electrical Characteristics</a> table for logic level threshold and compatibility.</p> <p>Shared JTAG/HOST pin. Provided for pin compatibility with GS1582.</p> <p>Serial data in/test data in.</p> <p>In JTAG mode, this pin is used to shift test data into the device (for new designs, use the dedicated JTAG port).</p> <p>In host interface mode, this pin is used to write address and configuration data words into the device.</p>

## 2. Electrical Characteristics

### 2.1 Absolute Maximum Ratings

Table 2-1: Absolute Maximum Ratings

Parameter	Value/Units
Supply Voltage, Digital Core (CORE_VDD)	-0.3V to +1.5V
Supply Voltage, Digital I/O (IO_VDD)	-0.3V to +3.6V
Supply Voltage, Analog +1.2V (PLL_VDD, VCO_VDD)	-0.3V to +1.5V
Supply Voltage, Analog +3.3V (CD_VDD, A_VDD)	-0.3V to +3.6V
Input Voltage Range (RSET)	-0.3V to (CD_VDD + 0.3)V
Input Voltage Range (VBG)	-0.3V to (A_VDD + 0.3)V
Input Voltage Range (LF)	-0.3V to (PLL_VDD + 0.3)V
Input Voltage Range (digital inputs)	-2.0V to +5.25V
Storage Temperature Range	-40°C to +125°C
Peak Reflow Temperature (JEDEC J-STD-020C)	260°C
ESD Sensitivity, HBM (JESD22-A114)	2kV

**Note:** Absolute Maximum Ratings are those values beyond which damage may occur. Functional operation outside of the ranges shown in Table 2-1 is not implied.

### 2.2 Recommended Operating Conditions

Table 2-2: Recommended Operating Conditions

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
Operating Temperature Range, Ambient	T <sub>A</sub>	–	-20	–	85	°C	–
Supply Voltage, Digital Core	CORE_VDD	–	1.14	1.2	1.26	V	–
Supply Voltage, Digital I/O	IO_VDD	+1.8V mode	1.71	1.8	1.89	V	–
		+3.3V mode	3.13	3.3	3.47	V	–
Supply Voltage, PLL	PLL_VDD	–	1.14	1.2	1.26	V	–
Supply Voltage, VCO	VCO_VDD	–	–	0.7	–	V	1
Supply Voltage, Analog	A_VDD	–	3.13	3.3	3.47	V	–
Supply Voltage, CD	CD_VDD	–	3.13	3.3	3.47	V	–
Operating Temperature Range	–	–	-20	–	85	°C	2

**Table 2-2: Recommended Operating Conditions (Continued)**

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
Functional Temperature Range	–	–	-40	–	85	°C	2

**Notes:**

1. This is 0.7V rather than 1.2V because there is a voltage drop across an external 105Ω resistor. See [Typical Application Circuit on page 76](#).
2. Operating Temperature Range guarantees the parameters given in the [DC Electrical Characteristics](#) and [AC Electrical Characteristics](#).  
Functional Temperature Range guarantees a device start-up.

## 2.3 DC Electrical Characteristics

**Table 2-3: DC Electrical Characteristics**

$V_{CC} = +3.3V \pm 5\%$ ,  $T_A = -20^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise shown

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
<b>System</b>							
+1.2V Supply Current	$I_{1V2}$	10bit 3G	–	110	170	mA	–
		20bit 3G	–	110	170	mA	–
		10/20bit HD	–	90	150	mA	–
		10/20bit SD	–	75	120	mA	–
		DVB_ASI	–	75	120	mA	–
+1.8V Supply Current	$I_{1V8}$	10bit 3G	–	10	15	mA	–
		20bit 3G	–	10	15	mA	–
		10/20bit HD	–	10	25	mA	–
		10/20bit SD	–	3	10	mA	–
		DVB_ASI	–	3	10	mA	–
+3.3V Supply Current	$I_{3V3}$	10bit 3G	–	80	100	mA	–
		20bit 3G	–	80	100	mA	–
		10/20bit HD	–	80	100	mA	–
		10/20bit SD	–	70	90	mA	–
		DVB_ASI	–	70	90	mA	–
Total Device Power (IO_VDD = 1.8V)	$P_{1D8}$	10bit 3G	–	350	510	mW	–
		20bit 3G	–	350	510	mW	–
		10/20bit HD	–	330	490	mW	–
		10/20bit SD	–	300	450	mW	–
		DVB_ASI	–	300	410	mW	–
		Reset	–	200	–	mW	–
		Standby	–	100	180	mW	1

**Table 2-3: DC Electrical Characteristics (Continued)**

$V_{CC} = +3.3V \pm 5\%$ ,  $T_A = -20^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise shown

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
Total Device Power (IO_VDD = +3.3V)	P <sub>3D3</sub>	10bit 3G	–	370	510	mW	–
		20bit 3G	–	380	520	mW	–
		10/20bit HD	–	370	500	mW	–
		10/20bit SD	–	320	450	mW	–
		DVB_ASI	–	320	450	mW	–
		Reset	–	230	–	mW	–
		Standby	–	110	180	mW	1
Digital I/O							
Input Logic LOW	V <sub>IL</sub>	+3.3V or +1.8V operation	IO_VSS-0.3	–	0.3 x IO_VDD	V	–
Input Logic HIGH	V <sub>IH</sub>	+3.3V or +1.8V operation	0.7 x IO_VDD	–	IO_VDD+0.3	V	–
Output Logic LOW	V <sub>OL</sub>	IOL=5mA, +1.8V operation	–	–	0.2	V	–
		IOL=8mA, +3.3V operation	–	–	0.4	V	–
Output Logic HIGH	V <sub>OH</sub>	IOH=-5mA, +1.8V operation	1.4	–	–	V	–
		IOH=-8mA, +3.3V operation	2.4	–	–	V	–
Serial Output							
Serial Output Common Mode Voltage	V <sub>CMOUT</sub>	75Ω load, R <sub>SET</sub> = 750Ω SD and HD mode	–	CD_VDD - (V <sub>SDD</sub> /2)	–	V	–

**Note:**

1. Devices manufactured prior to April 1, 2011 consume 150mW of power in Standby mode.

## 2.4 AC Electrical Characteristics

**Table 2-4: AC Electrical Characteristics**

$V_{CC} = +3.3V \pm 5\%$ ,  $T_A = -20^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise shown

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
System							
Device Latency	–	3G bypass (PCLK = 148.5MHz)	–	54	–	PCLK	–
	–	3G SMPTE (PCLK = 148.5MHz)	–	95	–	PCLK	–
	–	3G IOPROC disabled 20-bit mode (PCLK = 148.5MHz)	–	94	–	PCLK	–
	–	HD bypass (PCLK = 74.25MHz)	–	54	–	PCLK	–
	–	HD SMPTE (PCLK = 74.25MHz)	–	95	–	PCLK	–
	–	HD IOPROC disabled 10-bit mode (PCLK = 74.25MHz)		98			
	–	SD bypass (PCLK = 27MHz)	–	54	–	PCLK	–
	–	SD SMPTE (PCLK = 27MHz)	–	112	–	PCLK	–
	–	SD IOPROC disabled 10-bit mode (PCLK = 27MHz)	–	94	–	PCLK	–
	–	DVB-ASI	–	52	–	PCLK	–
Reset Pulse Width	t <sub>reset</sub>	–	1	–	–	ms	–
Parallel Input							
Parallel Clock Frequency	f <sub>PCLK</sub>	–	13.5	–	148.5	MHz	–
Parallel Clock Duty Cycle	DC <sub>PCLK</sub>	–	40	–	60	%	–
Input Data Setup Time	t <sub>su</sub>	50% levels; +3.3V or 1.8V operation	1.2	–	–	ns	1
Input Data Hold Time	t <sub>ih</sub>		0.8	–	–	ns	1
Serial Digital Output							
Serial Output Data Rate	DR <sub>SDO</sub>	–	–	2.97	–	Gb/s	–
		–	–	2.97/1.001	–	Gb/s	–
		–	–	1.485	–	Gb/s	–
		–	–	1.485/1.001	–	Gb/s	–
		–	–	270	–	Mb/s	–
Serial Output Swing	V <sub>SDD</sub>	R <sub>SET</sub> = 750Ω 75Ω load	750	800	850	mV <sub>pp</sub>	–
Serial Output Rise/Fall Time 20% ~ 80%	trf <sub>SDO</sub>	3G/HD mode	–	120	135	ps	–
	trf <sub>SDO</sub>	SD mode	400	660	800	ps	–
Mismatch in rise/fall time	Δt <sub>r</sub> Δt <sub>f</sub>	–	–	–	35	ps	–
Duty Cycle Distortion	–	–	–	–	5	%	2

**Table 2-4: AC Electrical Characteristics (Continued)**
 $V_{CC} = +3.3V \pm 5\%$ ,  $T_A = -20^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise shown

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes	
Overshoot	–	3G/HD mode	–	5	10	%	2	
	–	SD mode	–	3	8	%	2	
Output Return Loss	ORL	1.485GHz - 2.97GHz	–	-12	–	dB	3	
		5 MHz - 1.485 GHz	–	-18	–	dB	3	
Serial Output Intrinsic Jitter	t <sub>OJ</sub>	Pseudorandom and SMPTE Colour Bars 3G signal	–	40	68	ps	4, 6	
		Pseudorandom and SMPTE Colour Bars HD signal	–	50	95	ps	4, 6	
		Pseudorandom and SMPTE Colour Bars SD signal	–	200	400	ps	5	
GSPI								
GSPI Input Clock Frequency	f <sub>SCLK</sub>	50% levels +3.3V or +1.8V operation	–	–	80	MHz	–	
GSPI Input Clock Duty Cycle	DC <sub>SCLK</sub>		40	50	60	%	–	
GSPI Input Data Setup Time	–		1.5	–	–	ns	–	
GSPI Input Data Hold Time	–		1.5	–	–	ns	–	
GSPI Output Data Hold Time	–	15pF load	1.5	–	–	ns	–	
$\overline{CS}$ low before SCLK rising edge	t <sub>0</sub>	50% levels +3.3V or +1.8V operation	1.5	–	–	ns	–	
Time between end of command word (or data in Auto-Increment mode) and the first SCLK of the following data word - write cycle	t <sub>4</sub>	50% levels +3.3V or +1.8V operation	PCLK (MHz)	ns	–	–	ns	–
			unlocked	445				
			13.5	74.2				
			27.0	37.1				
			74.25	13.5				
			148.5	6.7				
Time between end of command word (or data in Auto-Increment mode) and the first SCLK of the following data word - read cycle	t <sub>5</sub>	50% levels +3.3V or +1.8V operation	PCLK (MHz)	ns	–	–	ns	–
			unlocked	1187				
			13.5	297				
			27.0	148.4				
			74.25	53.9				
			148.5	27				

**Table 2-4: AC Electrical Characteristics (Continued)**

$V_{CC} = +3.3V \pm 5\%$ ,  $T_A = -20^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise shown

Parameter	Symbol	Conditions	Min		Typ	Max	Units	Notes
$\overline{CS}$ high after SCLK falling edge	$t_7$	50% levels +3.3V or +1.8V operation	PCLK (MHz)		ns			
			unlocked		445			
			13.5		74.2			
			27.0		37.1			
			74.25		13.5			
			148.5		6.7			

**Notes:**

1. Input setup and hold time is dependent on the rise and fall time on the parallel input. Parallel clock and data with rise time or fall time greater than 500ps require larger setup and hold times.
2. Single Ended into 75 $\Omega$  external load.
3. ORL depends on board design.
4. Alignment Jitter = measured from 100kHz to serial data rate/10.
5. Alignment Jitter = measured from 1kHz to 27MHz.
6. This is the maximum jitter for a BER of 10<sup>-12</sup>. The equivalent jitter value as per RP184 is 40ps max.

### 3. Input/Output Circuits




Figure 3-1: Differential Output Stage (SDO/SDO)




Figure 3-2: Digital Input Pin (20bit/10bit, ANC\_BLANK, DETECT\_TRS, DVB\_ASI, RATE\_SEL0, SMPTE\_BYPASS, RATE\_SEL1, TIM\_861, F/DE, H/HSYNC, PCLK, V/VSNC)




Figure 3-3: Digital Input Pin with Schmitt Trigger ( $\overline{\text{RESET}}$ )




Figure 3-4: Digital Input Pin with weak pull-down - maximum pull-down current  $<110\mu\text{A}$  (JTAG/ $\overline{\text{HOST}}$ , STANDBY, SCLK\_TCK, SDIN\_TDI, TCK, TDI)




Figure 3-5: Digital Input Pin with weak pull-up - maximum pull-up current  $<110\mu\text{A}$  ( $\overline{\text{CS}}$ \_TMS, SDO\_EN/ $\overline{\text{DIS}}$ , TMS)




Figure 3-6: Bidirectional Digital Input/Output Pin with programmable drive strength. These pins are configured to input at all times except in test mode. (DIN0, DIN2, DIN3, DIN4, DIN5, DIN6, DIN7, DIN8, DIN9, DIN10, DIN11, DIN12, DIN13, DIN14, DIN15, DIN16, DIN17, DIN18, DIN19, DIN1)




Figure 3-7: Bidirectional Digital Input/Output Pin with programmable drive strength. These pins are configured to output at all times except in reset mode. (LOCKED, SDOOUT\_TDO, TDO)




Figure 3-8: VBG




Figure 3-9: Loop Filter

## 4. Detailed Description

### 4.1 Functional Overview

The GS2962 is a multi-rate Transmitter with integrated SMPTE digital video processing and an integrated Cable Driver. It provides a complete transmit solution at 2.970Gb/s, 2.970/1.001Gb/s, 1.485Gb/s, 1.485/1.001Gb/s or 270Mb/s.

The device has four basic modes of operation that must be set through external device pins: SMPTE mode, DVB-ASI mode, Data-Through mode and Standby mode.

In SMPTE mode, the device will accept 10-bit multiplexed or 20-bit demultiplexed SMPTE compliant data. By default, the device's additional processing features will be enabled in this mode.

In DVB-ASI mode, the GS2962 will accept an 8-bit parallel DVB-ASI compliant transport stream on DIN[17:10]. The serial output data stream will be 8b/10b encoded with stuffing characters added as per the standard.

Data-Through mode allows for the serializing of data not conforming to SMPTE or DVB-ASI streams. No additional processing will be done in this mode.

In addition, the device may be put into Standby, to reduce power consumption.

The serial digital output features a high-impedance mode and adjustable signal swing. The output slew rate is automatically set by the RATE\_SEL0 and RATE\_SEL1 pin setting.

The GS2962 provides several data processing functions; including generic ANC insertion, SMPTE ST 352 and EDH data packet generation and insertion, automatic video standards detection, and TRS, CRC, ANC data checksum, and line number calculation and insertion. These features are all enabled/disabled collectively using the external I/O processing pin, but may be individually disabled via internal registers accessible through the GSPI host interface.

Finally, the GS2962 contains a JTAG interface for boundary scan test implementations.

# 4.2 Parallel Data Inputs

Data signal inputs enter the device on the rising edge of PCLK, as shown in Figure 4-1.




Figure 4-1: GS2962 Video Host Interface Timing Diagrams

Table 4-1: GS2962 Digital Input AC Electrical Characteristics

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Input data set-up time	$t_{SU}$	50% levels; +1.8V operation	1.2	–	–	ns
Input data hold time	$t_{IH}$		0.8	–	–	ns
Input data set-up time	$t_{SU}$	50% levels; +3.3V operation	1.3	–	–	ns
Input data hold time	$t_{IH}$		0.8	–	–	ns

Table 4-2: GS2962 Input Video Data Format Selections

Input Data Format	Pin/Register Bit Settings					DIN[9:0]	DIN[19:10]
	20BIT /10BIT	RATE _SEL0	RATE _SEL1	<u>SMPTE</u> _BYPASS	DVB_ASI		
20-bit demultiplexed 3G format	HIGH	LOW	HIGH	HIGH	LOW	Data Stream Two	Data Stream One
20-bit data Input 3G format	HIGH	LOW	HIGH	LOW	LOW	DATA	DATA
20-bit demultiplexed HD format	HIGH	LOW	LOW	HIGH	LOW	Chroma	Luma
20-bit data Input HD format	HIGH	LOW	LOW	LOW	LOW	DATA	DATA

**Table 4-2: GS2962 Input Video Data Format Selections (Continued)**

Input Data Format	Pin/Register Bit Settings					DIN[9:0]	DIN[19:10]
	<u>20BIT</u> <u>/10BIT</u>	<u>RATE</u> <u>_SEL0</u>	<u>RATE</u> <u>_SEL1</u>	<u>SMPTE</u> <u>_BYPASS</u>	<u>DVB_ASI</u>		
20-bit demultiplexed SD format	HIGH	HIGH	X	HIGH	LOW	Chroma	Luma
20-bit data input SD format	HIGH	HIGH	X	LOW	LOW	DATA	DATA
10-bit multiplexed 3G DDR format	LOW	LOW	HIGH	HIGH	LOW	High Impedance	Data Stream One/Data Stream Two
10-bit multiplexed HD format	LOW	LOW	LOW	HIGH	LOW	High Impedance	Luma/Chroma
10-bit data input HD format	LOW	LOW	LOW	LOW	LOW	High Impedance	DATA
10-bit multiplexed SD format	LOW	HIGH	X	HIGH	LOW	High Impedance	Luma/Chroma
10-bit multiplexed SD format	LOW	HIGH	X	LOW	LOW	High Impedance	DATA
10-bit ASI input SD format	LOW	HIGH	X	LOW	HIGH	High Impedance	DVB-ASI data

The GS2962 is a high performance 3Gb/s capable transmitter. In order to optimize the output jitter performance across all operating conditions, input levels and overshoot at the parallel video data inputs of the device need to be controlled. In order to do this, source series termination resistors should be used to match the impedance of the PCB data trace line. IBIS models can be used to simulate the board effects and then optimize the output drive strength and the termination resistors to allow for the best transition (one that produces minimal overshoot). If this is not viable, Semtech recommends matching the source series resistance to the trace impedance, and then adjusting the output drive strength to the minimum value that will give zero errors.

The above also applies to the PCLK input line. HVF should also be well terminated, however due to the lower data rates and transition density, it is not as critical.

### 4.2.1 Parallel Input in SMPTE Mode

When the device is operating in SMPTE mode ( $\overline{\text{SMPTE\_BYPASS}} = \text{HIGH}$ ), data must be presented to the input bus in either multiplexed or demultiplexed form, depending on the setting of the  $20\text{BIT}/\overline{10\text{BIT}}$  pin.

When operating in 20-bit mode ( $20\text{BIT}/\overline{10\text{BIT}} = \text{HIGH}$ ), the input data format must be word aligned, demultiplexed Luma and Chroma data (SD or HD), or word aligned demultiplexed Data Stream One and Data Stream Two data (3G).

In 3G mode, by default, the device takes Data Stream One input from data port DIN[19:10] and Data Stream Two input from DIN[9:0].

When operating in 10-bit mode ( $20\text{BIT}/\overline{10\text{BIT}} = \text{LOW}$ ), the input data format must be multiplexed Luma (Y) and Chroma (C) data (SD, HD), or multiplexed Data Stream One and Data Stream Two data (3G). C words precede Y words, and Data Stream 2 words precede Data Stream 1 words. In this mode, the data must be presented on the DIN[19:10] pins. The DIN[9:0] inputs are ignored.

In 3G 10-bit mode, the device operates in DDR mode. That is, the input data is sampled on both the rising and falling edges of the PCLK. In 3G mode, Data Stream Two words precede Data Stream One words. The Data Stream Two words are sampled on the rising edge of the input PCLK, and the Data Stream One words are sampled on the following falling edge. H, V and F timing pulses, if used, are sampled on the rising edge of PCLK.

#### 4.2.1.1 Input Data Format in SDTI Mode

SDTI and HD-SDTI are a sub-set of SDI and HD-SDI formats. They may contain SDTI data on any line in the frame. Those lines which contain SDTI or HD-SDTI data are identified with an SDTI or HD-SDTI header packet in the HANC space.

The GS2962 does not differentiate between a signal carrying video and a signal carrying SDTI or HD-SDTI data in SD or HD formats. The user is responsible for ensuring that the headers and data are not corrupted.

### 4.2.2 Parallel Input in DVB-ASI Mode

The GS2962 is in DVB-ASI mode when the  $\overline{\text{SMPTE\_BYPASS}}$  pin is set LOW, the DVB\_ASI pin is set HIGH, and the RATE\_SEL0 pin is set HIGH. In this mode, all SMPTE processing features are disabled.

When operating in DVB-ASI mode, the device must be set to 10-bit mode by setting the  $20\text{BIT}/\overline{10\text{BIT}}$  pin LOW. The device will accept 8-bit data words on DIN[17:10], where DIN17 = HIN is the most significant bit of the encoded transport stream data and DIN10 = AIN is the least significant bit. In addition, DIN19 and DIN18 will be configured as the DVB-ASI control signals INSSYNCIN and KIN respectively.

DIN19 = INSSYNCIN

DIN18 = KIN

DIN17~10 = HIN ~ AIN where AIN is the least significant bit of the transport stream data.

### 4.2.3 Parallel Input in Data-Through Mode

Data-Through mode is enabled when the  $\overline{\text{SMPTE\_BYPASS}}$  pin and the DVB\_ASI pin are LOW.

In this mode, data at the input bus is serialized without any encoding, scrambling or word alignment taking place.

The input data width is controlled by the setting of the 20BIT/ $\overline{10\text{BIT}}$  pin as shown in Table 4-2 above.

**Note:** When in HD 10-bit mode, asserting the  $\overline{\text{SMPTE\_BYPASS}}$  LOW to put the device in SMPTE-BYPASS mode will create video errors. If the user desires to use the device as a simple serializer in HD 10-bit mode, all video processing features may be disabled by setting the IOPROC\_EN/ $\overline{\text{DIS}}$  pin LOW.

### 4.2.4 Parallel Input Clock (PCLK)

The frequency of the PCLK input signal of the GS2962 is determined by the input data format and operating mode selection.

Table 4-3 below lists the input PCLK rates and input signal formats according to the external selection pins for the GS2962.

**Table 4-3: GS2962 PCLK Input Rates**

Input Data Format	Pin Settings					PCLK Rate
	20BIT/ $\overline{10\text{BIT}}$	RATE_SELO	RATE_SEL1	$\overline{\text{SMPTE\_BYPASS}}$	DVB-ASI	
20-bit demultiplexed 3G format	HIGH	LOW	HIGH	HIGH	X	148.5 or 148.5/1.001MHz
20-bit demultiplexed HD format	HIGH	LOW	LOW	HIGH	X	74.25 or 74.25/1.001MHz
20-bit data Input 3G format	HIGH	LOW	HIGH	LOW	LOW	148.5 or 148.5/1.001MHz
20-bit data input HD format	HIGH	LOW	LOW	LOW	LOW	74.25 or 74.25/1.001MHz
20-bit demultiplexed SD format	HIGH	HIGH	X	HIGH	LOW	13.5MHz
20-bit data input SD format	HIGH	HIGH	X	LOW	LOW	13.5MHz
10-bit multiplexed 3G DDR format	LOW	LOW	HIGH	HIGH	LOW	148.5 or 148.5/1.001MHz
10-bit multiplexed HD format	LOW	LOW	LOW	HIGH	LOW	148.5 or 148.5/1.001MHz
10-bit data input HD format	LOW	LOW	LOW	LOW	LOW	148.5 or 148.5/1.001MHz
10-bit multiplexed SD format	LOW	HIGH	X	HIGH	X	27MHz

**Table 4-3: GS2962 PCLK Input Rates (Continued)**

Input Data Format	Pin Settings					PCLK Rate
	20BIT/10BIT	RATE_SELO	RATE_SEL1	SMPTE_BYPASS	DVB-ASI	
10-bit data input SD format	LOW	HIGH	X	LOW	LOW	27MHz
10-bit ASI input SD format	LOW	HIGH	X	LOW	HIGH	27MHz

## 4.3 SMPTE Mode

The function of this block is to carry out data scrambling according to SMPTE ST 424/SMPTE ST 292, and to carry out NRZ to NRZI encoding prior to presentation to the parallel to serial converter.

These functions are only enabled when the SMPTE\_BYPASS pin is HIGH.

In addition, the GS2962 requires the DVB\_ASI pin to be set LOW to enable this feature.

### 4.3.1 H:V:F Timing

In SMPTE mode, the GS2962 can automatically detect the video standard and generate all internal timing signals. The total line length, active line length, total number of lines per field/frame and total active lines per field/frame are calculated for the received parallel video.

When DETECT\_TRS is LOW, the video standard and timing signals are based on the externally supplied H\_Blanking, V\_Blanking, and F\_Digital signals. These signals are supplied by the H/HSYNC, V/VSYNC and F/DE pins respectively. When DETECT\_TRS is HIGH, the video standard timing signals will be extracted from the embedded TRS ID words in the parallel input data. Both 8-bit and 10-bit TRS code words will be identified by the device.

**Note:** I/O processing must be enabled for the device to remap 8-bit TRS words to the corresponding 10-bit value for transmission.

The GS2962 determines the video standard by timing the horizontal and vertical reference information supplied at the H/HSYNC, V/VSYNC, and F/DE input pins, or contained in the TRS ID words of the received video data. Therefore, full synchronization to the received video standard requires at least one complete video frame.

Once synchronization has been achieved, the GS2962 will continue to monitor the received TRS timing or the supplied H, V, and F timing information to maintain synchronization. The GS2962 will lose all timing information immediately following loss of H, V and F.

The H signal timing should also be configured via the H\_CONFIG bit of the internal IOPROC register as either active line based blanking or TRS based blanking.

Active line based blanking is enabled when the H\_CONFIG bit is set LOW. In this mode, the H input should be HIGH for the entire horizontal blanking period, including the EAV and SAV TRS words. This is the default H timing used by the device.

The timing of these signals is shown in Figure 4-5, Table 4-3, Table 4-4, Table 4-5, Table 4-6, Table 4-7 and Table 4-8.




Figure 4-2: H:V:F Output Timing - 3G Level A and HDTV 20-bit Mode




Figure 4-3: H:V:F Output Timing - 3G Level A and HDTV 10-bit Mode  
3G Level B 20-bit Mode, each 10-bit stream




Figure 4-4: H:V:F Output Timing - 3G Level B 10-bit Mode




Figure 4-5: H:V:F Input Timing - HD 20-bit Input Mode




Figure 4-6: H:V:F Input Timing - HD 10-bit Input Mode




Figure 4-7: H:V:F Input Timing - SD 20-bit Mode




Figure 4-8: H:V:F Input Timing - SD 10-bit Mode

### 4.3.2 CEA 861 Timing

The GS2962 extracts timing information from externally provided HSYNC, VSYNC, and DE signals when CEA 861 timing mode is selected by setting DETECT\_TRS = LOW and TIM\_861 = HIGH.

Horizontal sync (H), Vertical sync (V), and Data Enable (DE) timing must be provided via the H/HSYNC, V/VSYNC and F/DE input pins. The host interface register bit H\_CONFIG is ignored in CEA 861 input timing mode.

The GS2962 determines the EIA/CEA-861 standard and embeds EAV and SAV TRS words in the output serial video stream.

Video standard detection is not dependent on the HSYNC pulse width or the VSYNC pulse width and therefore the GS2962 tolerates non-standard pulse widths. In addition, the device can compensate for up to  $\pm 1$  PCLK cycle of jitter on VSYNC with respect to HSYNC and sample VSYNC correctly.

**Note 1:** The period between the leading edge of the HSYNC pulse and the leading edge of Data Enable (DE) must follow the timing requirements described in the EIA/CEA-861 specification. The GS2962 embeds TRS words according to this timing relationship to maintain compatibility with the corresponding SMPTE standard.

**Note 2:** When CEA 861 standards 6 & 7 [720(1440)x480i] are presented to the GS2962, the device embeds TRS words corresponding to the timing defined in SMPTE ST 125 to maintain SMPTE compatibility.

CEA 861 standards 6 & 7 [720(1440)x480i] define the active area on lines 22 to 261 and 285 to 524 inclusive (240 active lines per field). SMPTE ST 125 defines the active area on lines 20 to 263 and 283 to 525 inclusive (244 lines on field 1, 243 lines on field 2).

Therefore, in the first field, the GS2962 adds two active lines above and two active lines below the original active image. In the second field, it adds two lines above and one line below the original active image.

The CEA 861 Timing Formats are summarized in [Table 4-4](#), and are shown in [Figure 4-9](#) to [Figure 4-19](#).

**Table 4-4: CEA861 Timing Formats**

Format	Parameters
4	H:V:DE Input Timing 1280 x 720p @ 59.94/60Hz
5	H:V:DE Input Timing 1920 x 1080i @ 59.94/60Hz
6&7	H:V:DE Input Timing 720 (1440) x 480i @ 59.94/60Hz
19	H:V:DE Input Timing 1280 x 720p @ 50Hz
20	H:V:DE Input Timing 1920 x 1080i @ 50Hz
21&22	H:V:DE Input Timing 720 (1440) x 576 @ 50Hz
16	H:V:DE Input Timing 1920 x 1080p @ 59.94/60Hz
31	H:V:DE Input Timing 1920 x 1080p @ 50Hz
32	H:V:DE Input Timing 1920 x 1080p @ 23.94/24Hz
33	H:V:DE Input Timing 1920 x 1080p @ 25Hz
34	H:V:DE Input Timing 1920 x 1080p @ 29.97/30Hz




Figure 4-9: H:V:DE Input Timing 1280 x 720p @ 59.94/60 (Format 4)




Figure 4-10: H:V:DE Input Timing 1920 x 1080i @ 59.94/60 (Format 5)




Figure 4-11: H:V:DE Input Timing 720 (1440) x 480i @ 59.94/60 (Format 6&7)




Figure 4-12: H:V:DE Input Timing 1280 x 720p @ 50 (Format 19)




Figure 4-13: H:V:DE Input Timing 1920 x 1080i @ 50 (Format 20)




Figure 4-14: H:V:DE Input Timing 720 (1440) x 576 @ 50 (Format 21&22)




Figure 4-15: H:V:DE Input Timing 1920 x 1080p @ 59.94/60 (Format 16)




Figure 4-16: H:V:DE Input Timing 1920 x 1080p @ 50 (Format 31)




Figure 4-17: H:V:DE Input Timing 1920 x 1080p @ 23.94/24 (Format 32)




Figure 4-18: H:V:DE Input Timing 1920 x 1080p @ 25 (Format 33)




Figure 4-19: H:V:DE Input Timing 1920 x 1080p @ 29.97/30 (Format 34)

## 4.4 DVB-ASI Mode

When operating in DVB-ASI mode, all SMPTE processing features are disabled, and the device accepts 8-bit transport stream data and control signal inputs on the DIN[19:10] port.

This mode is only enabled when  $\overline{\text{SMPTE\_BYPASS}}$  pin is LOW, DVB\_ASI pin is HIGH and the RATE\_SEL0 pin is HIGH.

The interface consists of eight data bits and two control signals, INSSYNCIN and KIN.

When INSSYNCIN is set HIGH, the GS2962 inserts K28.5 sync characters into the data stream. This function is used to assist system implementations where the GS2962 may be preceded by a data FIFO.

The FIFO can be fed data at a rate somewhat less than 27MHz. The 'FIFO empty' signal could be used to feed the INSSYNCIN pin, causing the GS2962 to pad the data up to the transmission rate of 27MHz.

When KIN is set HIGH the data input is interpreted as a special character (such as a K28.5 sync character), as defined by the DVB-ASI standard. When KIN is set LOW the input is interpreted as data.

After sync signal insertion, the GS2962 8b/10b encodes the data, generating a 10-bit data stream for the parallel to serial conversion and transmission process.

## 4.5 Data-Through Mode

The GS2962 may be configured to operate as a simple parallel-to-serial converter. In this mode, the device passes data to the serial output without performing any scrambling or encoding.

Data-through mode is enabled only when both the  $\overline{\text{SMPTE\_BYPASS}}$  and DVB\_ASI pins are set LOW.

## 4.6 Standby Mode

The STANDBY pin reduces power to a minimum by disabling all circuits except for the register configuration. Upon removal of the signal to the STANDBY pin, the device returns to its previous operating condition within 1 second, without requiring input from the host interface.

In addition, the serial digital output signals becomes high-impedance when the device is powered-down.

## 4.7 ANC Data Insertion

Horizontal or vertical ancillary data words may be inserted on up to four different lines per video frame.

Up to 512 data words may be inserted per frame with all Data Words - including the ANC packet ADF, DBN, DCNT, DID, SDID and CSUM words - being provided by the user via host interface configuration.

The CSUM word is re-calculated and inserted by the [ANC Data Checksum Calculation and Insertion](#) function.

Note that any value may be used for the CSUM word, provided that it is outside the protected ranges from 000h to 003h and from 3FCh to 3FFh. If a CSUM value in either of these ranges is used, it will not be corrected by the device.

The GS2962 does not provide error checking or correction to the ANC data provided by user via the host interface. It is the responsibility of the user to ensure that all data provided for insertion is fully standard compliant.

In 3G Level A mode, ancillary data packets are inserted into Data Stream One or Data Stream Two as selected by the host interface. The default insertion will be in Data Stream One. See address 02Dh, STREAM\_TYPE1\_LINE\_X.

In 3G Level B mode, ancillary data packets are inserted into the Y or C video stream of Link A or Link B as selected by the user in the host interface. The default insertion will be in the Y video stream of Link A. For Link A or Link B, see Register 02Dh. For Y or C, see Registers 026h, 028h, 02Ah and 02Ch.

In HD mode, ANC data packets are inserted into the Y or C video stream, as selected via the host interface. The default insertion will be in the Y stream. For Y or C, see Registers 026h, 028h, 02Ah and 02Ch.

In SD mode, the ANC data packets are inserted into the multiplexed CbYCr data stream.

ANC data insertion only takes place if the IOPROC\_EN/ $\overline{\text{DIS}}$  pin is HIGH and SMPTE\_BYPASS is HIGH.

In addition to this, the GS2962 requires the ANC\_INS bit to be set LOW in the IOPROC register.

### 4.7.1 ANC Insertion Operating Modes

User selection of one of the two operating modes is provided through host interface configuration, using the ANC\_INS\_MODE register bit (see [Table 4-17: Configuration and Status Registers](#)).

The supported operating modes are Concatenated mode and Separate Line operating mode.

By default (at power up or after system reset), the Separate Line operating mode is enabled.

Ancillary data packets are programmed into the ANC\_PACKET\_BANK host register at addresses 040h to BFFh.

#### 4.7.1.1 Separate Line Operating Mode

In Separate Line mode, it is possible to insert horizontal or vertical ancillary data on up to four lines per video frame. In Separate Line Mode, the ANC\_PACKET\_BANK bits are separated in four sections. Each section consists of 64x16-bit registers.

ANC\_PACKET\_BANK\_1 uses registers 040h to 07Fh. ANC\_PACKET\_BANK\_2 uses registers 080h to 0BFh. ANC\_PACKET\_BANK\_3 uses registers 0C0h to 0FFh.

ANC\_PACKET\_BANK\_4 uses registers 100h to 13Fh. HANC or VANC can be specified, independently of each other, on a per-line basis. 025h FIRST\_LINE\_NUMBER, 027h SECOND\_LINE\_NUMBER, 029h THIRD\_LINE\_NUMBER and 02Bh FOURTH\_LINE\_NUMBER. For each of the four video lines, up to 128 8-bit HANC or VANC data words can be inserted. Separate Line mode is selected by setting the ANC\_INS\_MODE bit in the host interface LOW. By default, at power up, Separate Line mode is selected.

The lines on which ancillary data is to be inserted is programmed in the host register addresses 025h to 02Ch.

For HD formats, the stream into which the ancillary data is to be inserted (Luma or Chroma) is also programmed in these register addresses.

The non-zero video line numbers on which to insert the ancillary data, the ancillary data type (HANC or VANC), and the total number of words to insert per line must be provided via the host interface (see [Section 4.12](#)). At power up, or after system reset, all ancillary data insertion line numbers and total number of words default to zero.

If the total number of Data Words specified per line exceeds 128 only the first 128 Data Words will be inserted, the rest will be ignored.

The data words are programmed as two 8-bit values per address, starting at host interface address 040h in the ANC\_PACKET\_BANK register (see [Table 4-17](#)).

The device automatically converts the provided 8-bit Data Words into the 10-bit data, formatted according to SMPTE ST 291 prior to insertion.

#### 4.7.1.2 Concatenated Operating Mode

In Concatenated mode, it is possible to insert up to 512 8-bit horizontal or vertical ancillary Data Words on one line per video frame. Concatenated Line mode can be selected by setting the ANC\_INS\_MODE bit in the host interface HIGH. By default, at power up, Separate Line mode is selected.

In Concatenated mode, only the FIRST\_LINE registers of the host interface need to be programmed (addresses 025h and 026h). See [Table 4-17](#).

The non-zero video line number on which to insert the ancillary data, the ancillary data type (HANC or VANC), and the total number of words to insert must be provided via the host interface. At power up, or after system reset, the ancillary data insertion line number and total number of words default to zero.

If the total number of data words specified exceeds 512 only the first 512 Data Words will be inserted, the rest will be ignored.

The data words are programmed as two 8-bit values per address, starting at host interface address 040h in the ANC\_PACKET\_BANK register. See [Table 4-17](#).

The device automatically converts the provided 8-bit data words into the 10-bit data formatted according to SMPTE ST 291 prior to insertion.

## 4.7.2 3G ANC Insertion

### 4.7.2.1 Level A Mode

When operating in 3G (RATE\_SEL0 = LOW, RATE\_SEL1 = HIGH) Level A mode, the GS2962 inserts VANC or HANC data packets into Data Stream One (default) or Data Stream Two.

The data stream for insertion is selectable for each of the ANC insertion lines selected via the host interface. Data Stream One is selected when the STREAM\_TYPE\_1 bit in the register associated with the insertion line is set LOW (default). Data Stream Two is selected when the STREAM\_TYPE\_1 bit associated with the insertion line is set HIGH.

ANC data should be placed in DS1 first in Level A mode, and only in DS2 as an overflow if DS1 is full. Data insertion starts at the first available location in the HANC space following any pre-existing arbitrary data packets.

All Data Words identified by the user are inserted in a contiguous fashion starting at the first available data space. HANC data insertion terminates when all Data Words identified by the user have been inserted; or by the start of the four word TRS SAV code, regardless of the number of Data Words actually inserted. The rest of the packet will be ignored.

Vertical Ancillary data (VANC), is inserted into the data stream on the video line(s) defined by the user. Data insertion starts at the first active pixel immediately following the last word of the TRS SAV code.

All Data Words identified by the user are inserted in a contiguous fashion, starting at the first active pixel. VANC data insertion terminates when all data words identified by the user have been inserted; or by the start of the four word TRS EAV code, regardless of the number of Data Words actually inserted.

The total number of Data Words to be inserted and the line number on which the ANC data insertion takes place is provided by the user via the host interface as part of the configuration of the ANC data insertion function.

The user data for insertion is provided via the host interface register STREAM\_TYPE\_1 (02Dh).

### 4.7.2.2 Level B Mode

When operating in 3G (RATE\_SEL0 = LOW, RATE\_SEL1 = HIGH) Level B mode, the GS2962 inserts VANC or HANC data packets into either the Y or C data stream of Data Stream One (default) or Data Stream Two, as selected by the STREAM\_TYPE\_1 bit in the host interface on a per line basis.

By default (at power up or after system reset), all ANC data insertion takes place in the Y data stream of Data Stream One.

The user can select between the Y or C data stream for insertion on a per line basis in Separate Line mode. The Y data stream is selected when the STREAM\_TYPE\_0 bit is LOW (default). The C data stream is selected when the STREAM\_TYPE\_0 bit is HIGH.

The user can select between the Y or C data stream for insertion on a single line basis in Concatenated mode. The Y data stream is selected when the STREAM\_TYPE\_0 bit is LOW (default). The C data stream is selected when the STREAM\_TYPE\_0 bit is HIGH.

Horizontal Ancillary data (HANC), is inserted into the Y or C data stream on the video line(s) defined by the user.

Data insertion starts at the first available location in the HANC space following any pre-existing arbitrary data packets. All Data Words identified by the user are inserted in a contiguous fashion, starting at the first available data space.

HANC data insertion terminates when all Data Words identified by the user have been inserted; or by the start of the four word TRS SAV code, regardless of the number of data words actually inserted.

Vertical Ancillary data (VANC), is inserted into the Y or C data stream on the video line(s) defined by the user.

Data insertion starts at the first active pixel immediately following the last word of the TRS SAV code. All Data Words identified by the user are inserted in a contiguous fashion starting at the first active pixel.

VANC data insertion terminates when all Data Words identified by the user have been inserted; or by the start of the four word TRS EAV code, regardless of the number of Data Words actually inserted.

The total number of data words to be inserted and line number on which ANC data insertion takes place is provided by the user via the host interface as part of the configuration of the ANC data insertion function.

The user data for insertion is provided via the host interface. STREAM\_TYPE\_1 = address 02Dh, STREAM\_TYPE\_0 for the four lines of insertion is at addresses 026h (bit 14), 028h (bit 14), 02Ah (bit 14) and 02Ch (bit 14).

### 4.7.3 HD ANC Insertion

When operating in HD mode (RATE\_SEL0 = LOW, RATE\_SEL1 = LOW), the GS2962 inserts VANC or HANC data packets into either the Y data stream or C data stream.

By default (at power up or after system reset), all ANC data insertion takes place in the Y data stream.

The user can select between Y or C data stream for insertion on a per line basis in Separate Line mode. The Y data stream is selected when the STREAM\_TYPE\_0 bit is LOW (default). The C data stream is selected when the STREAM\_TYPE\_0 bit is HIGH.

The user can select between Y or C data stream for insertion on a single line basis in Concatenated mode. The Y data stream is selected when the STREAM\_TYPE\_0 bit is LOW (default). The C data stream is selected when the STREAM\_TYPE\_0 bit is HIGH.

Horizontal Ancillary data (HANC), is inserted into the Y or C data stream on the video line(s) defined by the user.

Data insertion starts at the first available location in the HANC space, following any pre-existing arbitrary data packets. All Data Words identified by the user are inserted in a contiguous fashion starting at the first available data space.

HANC data insertion terminates when all Data Words identified by the user have been inserted; or by the start of the four word TRS SAV code, regardless of the number of Data Words actually inserted.

Vertical Ancillary data (VANC), is inserted into the Y or C data stream on the video line(s) defined by the user.

Data insertion starts at the first active pixel immediately following the last word of the TRS SAV code. All Data Words identified by the user are inserted in a contiguous fashion, starting at the first active pixel.

VANC data insertion terminates when all Data Words identified by the user have been inserted; or by the start of the four word TRS EAV code, regardless of the number of Data Words actually inserted.

The total number of Data Words to be inserted and the line number on which ANC data insertion takes place is provided by the user via the host interface as part of the configuration of the ANC data insertion function.

The user data for insertion is provided via host interface configuration.

STREAM\_TYPE\_1 = address 02Dh, STREAM\_TYPE\_0 for the four lines of insertion is at addresses 026h (bit 14), 028h (bit 14), 02Ah (bit 14) and 02Ch (bit 14).

#### 4.7.4 SD ANC Insertion

When operating in SD mode (RATE\_SEL0 = HIGH), the GS2962 inserts VANC or HANC data packets into the multiplexed CbYCr data stream.

Horizontal Ancillary data (HANC), is inserted on the video line(s) defined by the user.

Data insertion starts at the first available location in the HANC space following any pre-existing arbitrary data packets. All Data Words identified by the user are inserted in a contiguous fashion, starting at the first available data space.

HANC data insertion terminates when all Data Words identified by the user have been inserted; or by the start of the four word TRS SAV code, regardless of the number of Data Words actually inserted.

For the case where HANC data insertion is required on the same line as the EDH packet, data insertion is terminated by the start of the EDH packet, regardless of the number of Data Words actually inserted.

Vertical Ancillary data (VANC), is inserted into the data stream on the video line(s) defined by the user.

Data insertion starts at the first active Cb pixel immediately following the last word of the TRS SAV code. All data words identified by the user are inserted in a contiguous fashion, starting at the first active pixel.

VANC data insertion terminates when all Data Words identified by the user have been inserted; or by the start of the four word TRS EAV code, regardless of the number of Data Words actually inserted.

The total number of data words to be inserted and the line number on which ANC data insertion takes place is provided by the user via the host interface as part of the configuration of the ANC data insertion function.

The user data for insertion is provided via host interface configuration.

STREAM\_TYPE\_1 = address 02Dh, STREAM\_TYPE\_0 for the four lines of insertion is at addresses 026h (bit 14), 028h (bit 14), 02Ah (bit 14) and 02Ch (bit 14).

ANC data checksum insertion only takes place if the IOPROC\_EN/ $\overline{\text{DIS}}$  pin is HIGH, the SMPTE\_BYPASS is HIGH and the ANC\_CSUM\_INS bit is set LOW in the IOPROC register.

## 4.8 Additional Processing Functions

The GS2962 contains a number of signal processing features. These features are only enabled in SMPTE mode of operation ( $\overline{\text{SMPTE\_BYPASS}} = \text{HIGH}$ ), and when I/O processing is enabled ( $\text{IOPROC\_EN}/\overline{\text{DIS}} = \text{HIGH}$ ).

Signal processing features include:

- TRS generation and insertion
- Line number calculation and insertion
- Line based CRC calculation and insertion
- Illegal code re-mapping
- SMPTE ST 352 payload identifier packet insertion
- ANC checksum calculation and correction
- EDH generation and insertion
- SMPTE ST 372 conversion

To enable these features in the GS2962, the  $\overline{\text{SMPTE\_BYPASS}}$  pin must be HIGH, the  $\text{IOPROC\_EN}/\overline{\text{DIS}}$  pin must be HIGH and the individual feature must be enabled via bits set in the IOPROC register of the host interface. By default, all of the processing features are enabled, except for SMPTE ST 372 correction.

### 4.8.1 Video Format Detection

By using the timing parameters extracted from the received TRS signals, or the supplied external timing signals, the GS2962 calculates the video format.

The total samples per line, active samples per line, total lines per field/frame, and active lines per field/frame are measured and reported to the user via the four  $\text{RASET\_STRUC\_X}$  registers in the host interface.

These line and sample count registers are updated once per frame at the end of line 12.

The  $\text{RASET\_STRUC\_X}$  registers also contain two status bits:  $\text{STD\_LOCK}$  and  $\text{INT}/\overline{\text{PROG}}$ .

The  $\text{STD\_LOCK}$  bit is set HIGH whenever the automatic video format detection circuit has achieved full synchronization.

The  $\text{INT}/\overline{\text{PROG}}$  bit is set LOW if the detected video standard is Progressive, and is set HIGH if the detected video standard is Interlaced.

The Gennum video standard code ( $\text{VD\_STD}$ ), as used in the GS2972, GS1582 and GS1572, is included in [Table 4-5](#) for reference purposes.

**Note:** If proper SMPTE video is applied and then removed from the input, the device does not flag that the  $\text{H\_LOCK}$ ,  $\text{V\_LOCK}$ ,  $\text{VD\_SDT}$  etc. has changed (been lost). This is the case for either TRS detect or HVF modes. This problem occurs only when the video data is removed, but not the PCLK. Usually, when a video signal is removed, it includes the clock, the video data, as well as the H, V, F as a whole. So the scenario is not likely to occur, but the user should be aware of this issue.

**Table 4-5: Supported Video Standards**

SMPTE STANDARD	ACTIVE VIDEO AREA	LENGTH OF HANC	LENGTH OF ACTIVE VIDEO	TOTAL SAMPLES	SMPTE ST 352 LINES	Gennum VD_STD [4:0]	RATE_SEL1
ST 428.1	2048x1080/24 (1:1)	690	2048	2750	10	1Ch	1
ST 428.1	2048x1080/25 (1:1)	580	2048	2640	10	1Ch	1
ST 425 (3G) 4:2:2	1920x1080/60 (1:1)	268	1920	2200	10 (18) <sup>1</sup>	0Bh	1
	1920x1080/50 (1:1)	708	1920	2640	10 (18) <sup>1</sup>	0Dh	1
ST 425 (3G) 4:4:4	1920x1080/60 (2:1) or 1920x1080/30 (PsF)	268 <sup>2</sup>	1920 <sup>2</sup>	2200	10, 572	0Ah	1
	1920x1080/50 (2:1) or 1920x1080/25 (PsF)	708 <sup>2</sup>	1920 <sup>2</sup>	2640	10, 572	0Ch	1
	1280x720/60 (1:1)	358 <sup>2</sup>	1280 <sup>2</sup>	1650	10 (13) <sup>1</sup>	00h	1
	1280x720/50 (1:1)	688 <sup>2</sup>	1280 <sup>2</sup>	1980	10 (13) <sup>1</sup>	04h	1
	1920x1080/30 (1:1)	268 <sup>2</sup>	1920 <sup>2</sup>	2200	10 (18) <sup>1</sup>	0Bh	1
	1920x1080/25 (1:1)	708 <sup>2</sup>	1920 <sup>2</sup>	2640	10 (18) <sup>1</sup>	0Dh	1
	1280x720/25 (1:1)	2668 <sup>2</sup>	1280 <sup>2</sup>	3960	10 (13) <sup>1</sup>	06h	1
	1920x1080/24 (1:1)	818 <sup>2</sup>	1920 <sup>2</sup>	2750	10 (18) <sup>1</sup>	10h	1
	1280x720/24 (1:1)	2833 <sup>2</sup>	1280 <sup>2</sup>	4125	10 (13) <sup>1</sup>	08h	1
ST 260 (HD)	1920x1035/60 (2:1)	268	1920	2200	10, 572	15h	0
ST 295 (HD)	1920x1080/50 (2:1)	444	1920	2376	10, 572	14h	0
ST 274 (HD)	1920x1080/60 (2:1) or 1920x1080/30 (PsF)	268	1920	2200	10, 572	0Ah	0
	1920x1080/50 (2:1) or 1920x1080/25 (PsF)	708	1920	2640	10, 572	0Ch	0
	1920x1080/30 (1:1)	268	1920	2200	10 (18) <sup>1</sup>	0Bh	0
	1920x1080/25 (1:1)	708	1920	2640	10 (18) <sup>1</sup>	0Dh	0
	1920x1080/24 (1:1)	818	1920	2750	10 (18) <sup>1</sup>	10h	0
	1920x1080/24 (PsF)	818	1920	2750	10, 572	11h	0
	1920x1080/25 (1:1) – EM	324	2304	2640	10 (18) <sup>1</sup>	0Eh	0
	1920x1080/25 (PsF) – EM	324	2304	2640	10, 572	0Fh	0
	1920x1080/24 (1:1) – EM	338	2400	2750	10 (18) <sup>1</sup>	12h	0
	1920x1080/24 (PsF) – EM	338	2400	2750	10, 572	13h	0

**Table 4-5: Supported Video Standards (Continued)**

SMPTE STANDARD	ACTIVE VIDEO AREA	LENGTH OF HANC	LENGTH OF ACTIVE VIDEO	TOTAL SAMPLES	SMPTE ST 352 LINES	Genum VD_STD [4:0]	RATE_SEL1
ST 296 (HD)	1280x720/30 (1:1)	2008	1280	3300	10 (13) <sup>1</sup>	02h	0
	1280x720/30 (1:1) – EM	408	2880	3300	10 (13) <sup>1</sup>	03h	0
	1280x720/50 (1:1)	688	1280	1980	10 (13) <sup>1</sup>	04h	0
	1280x720/50 (1:1) – EM	240	1728	1980	10 (13) <sup>1</sup>	05h	0
	1280x720/25 (1:1)	2668	1280	3960	10 (13) <sup>1</sup>	06h	0
	1280x720/25 (1:1) – EM	492	3456	3960	10 (13) <sup>1</sup>	07h	0
	1280x720/24 (1:1)	2833	1280	4125	10 (13) <sup>1</sup>	08h	0
	1280x720/24 (1:1) – EM	513	3600	4125	10 (13) <sup>1</sup>	09h	0
	1280x720/60 (1:1)	358	1280	1650	10 (13) <sup>1</sup>	00h	0
	1280x720/60 (1:1) – EM	198	1440	1650	10 (13) <sup>1</sup>	01h	0
ST 125 (SD)	1440x487/60 (2:1) (Or dual link progressive)	268	1440	1716	13, 276	16h	X
	1440x507/60 (2:1)	268	1440	1716	13, 276	17h	X
	525-line 487 generic	–	–	1716	13, 276	19h	X
	525-line 507 generic	–	–	1716	13, 276	18h	X
ITU-R BT.656 (SD)	1440x576/50 (2:1) (Or dual link progressive)	280	1440	1728	9, 322	18h	X
	625-line generic (EM)	–	–	1728	9, 322	1Ah	X
Unknown HD	RATE_SEL0 = 0	–	–	–	–	1Dh	
Unknown SD	RATE_SEL0 = 1	–	–	–	–	1Eh	X
Unknown 3G	RATE_SEL0 = 0	–	–	–	–	1Fh	1

**Notes:**

1. The Line Numbers in brackets refer to version zero SMPTE ST 352 packet locations, if they are different from version 1.
2. The part may provide full or limited functionality with standards that are not included in this table. Please consult a Semtech technical representative.

By default (at power up or after system reset), the four RASTER\_STRUC\_X, STD\_LOCK and INT/PROG registers are set to zero. These registers are also cleared when the SMPTE\_BYPASS pin is LOW, or the LOCKED pin is LOW.

**Note 1:** The Line Numbers in brackets refer to Version zero SMPTE ST 352 packet locations, if they are different from the Version one locations.

**Note 2:** 3G formats cannot be fully determined from these measurements. Their detailed information will be derived from SMPTE ST 352 packets, which must be in the video stream as a mandatory requirement of the SMPTE ST 424 specification, as described below.

## 4.8.2 3G Format Detection

Format detection is more difficult for 3G signals, as there are two levels of signal (Level A and Level B) and multiple mappings within each level. Timing information is not sufficient to fully decode the video format.

For this reason SMPTE ST 352 video payload identifier packets are mandatory for all SMPTE ST 424 serial signals.

**Note:** The only exception is when the SMPTE ST 425 mapping is Level B twin SMPTE ST 292 streams, and one or both of the SMPTE ST 292 streams carries HD-SDTI data. In this case the HD-SDTI header packets are used for payload identification.

### 4.8.2.1 Level A and Level B Signals:

The GS2962 uses SMPTE ST 352 packets to determine the video format. The SMPTE ST 352 packets used for format detection will either be:

- When the 352\_INS (address 000h bit 6) bit is LOW, then if either bit 6 or 7 of address 20Ah are HIGH, the format is 3G Level B. If both are LOW, then it will look at the information programmed at address 00Ah VIDEO\_FORMAT\_OUT\_DS1\_X. See SMPTE ST 425 Standard for details.
- When the bit is HIGH, the format is 3G Level A.

Extraction of ST 352 packets cannot be done in 3G Level B.

The GS2962 uses the programmed SMPTE ST 352 packets if the 352\_INS register bit in the IOPROC register is HIGH.

If there are no SMPTE ST 352 packets embedded in the input signal, and the user does not embed SMPTE ST 352 packets from the host interface, the GS2962 assumes an input signal of 1080p/50 or 1080p/59.94. The GS2962 uses information from the RASTER\_STRUC\_X registers to select between these two frame rates.

If there are no SMPTE ST 352 packets embedded in the input signal, the GS2962 will raise an error flag in the “NO\_352\_ERR” bit.

If there are SMPTE ST 352 packets present in the stream, the GS2962 reports the extracted SMPTE ST 352 packets in the VIDEO\_FORMAT\_352\_IN registers in the host interface. The user can use this information, along with the RASTER\_STRUC\_X registers, to determine the video format.

If there is a conflict between the numbers in the registers and the format defined in the SMPTE ST 352 packets, the GS2962 will raise a TIMING\_ERROR\_352 flag via the host interface.

**Note:** SMPTE ST 352 packets will not be present in an HD-SDTI input stream, and will not be embedded in an output HD-SDTI serial stream. This is controlled by the user as described in [Section 4.8.8.1](#).

By default (at power up or after system reset), the VIDEO\_FORMAT\_352\_IN registers are set to zero (undefined video format). These registers are also cleared when the SMPTE\_BYPASS pin is set LOW, or the LOCKED pin is LOW. The SMPTE ST 352 packet should be received once per field for interlaced systems and once per frame for progressive video systems. If the packet is not received for two complete video frames, the VIDEO\_FORMAT\_352\_IN registers are cleared to zero.

**Table 4-6: SMPTE ST 352 Packet Data**

Register Name	Bit	Name	Description	R/W	Default
VIDEO_FORMAT_352_IN_WORD_2	15-8	VIDEO_FORMAT_IN_DS1_4 (Byte 4)	Data will be available in this register when Video Payload Identification Packets are detected in the data stream.	R	0
	7-0	VIDEO_FORMAT_IN_DS1_3 (Byte 3)	Data will be available in this register when Video Payload Identification Packets are detected in the data stream.	R	0
VIDEO_FORMAT_352_IN_WORD_1	15-8	VIDEO_FORMAT_IN_DS1_2 (Byte 2)	Data will be available in this register when Video Payload Identification Packets are detected in the data stream.	R	0
	7-0	VIDEO_FORMAT_IN_DS1_1 (Byte 1)	Data will be available in this register when Video Payload Identification Packets are detected in the data stream.	R	0
VIDEO_FORMAT_352_IN_WORD_4	15-8	VIDEO_FORMAT_IN_DS2_4 (Byte 4)	Data will be available in this register when Video Payload Identification Packets are detected in the data stream.	R	0
	7-0	VIDEO_FORMAT_IN_DS2_3 (Byte 3)	Data will be available in this register when Video Payload Identification Packets are detected in the data stream.	R	0
VIDEO_FORMAT_352_IN_WORD_3	15-8	VIDEO_FORMAT_IN_DS2_2 (Byte 2)	Data will be available in this register when Video Payload Identification Packets are detected in the data stream.	R	0
	7-0	VIDEO_FORMAT_IN_DS2_1 (Byte 1)	Data will be available in this register when Video Payload Identification Packets are detected in the data stream.	R	0

#### 4.8.2.2 Level B Signals:

For Level B inputs, the GS2962 does not extract the SMPTE ST 352 packets from the parallel input. The only source of SMPTE ST 352 packets in Level B mode, to be used for format detection and for embedding in the output data streams, is from the user programmed registers in the host interface.

### 4.8.3 ANC Data Blanking

The GS2962 can blank the video input data during the H and V blanking periods. This function will be enabled by setting the ANC\_BLANK pin LOW.

This function is only available when the device is operating in SMPTE mode (SMPTE\_BYPASS = HIGH).

In this mode, input video data in the horizontal and vertical blanking periods will be replaced by SMPTE compliant blanking values.

The blanking function will operate only on the video input signal and will remove all ancillary data already embedded in the input video stream.

In SD mode, SAV and EAV code words already embedded in the input video stream will be protected and will not be blanked.

In HD and 3G modes, SAV and EAV code words, line numbers and line based CRC's already embedded in the input video stream will be protected and will not be blanked.

The above two statements are really implementation specific, and are provided only to ensure that the "Detect TRS" function for timing generation is supported by the device, even when the blanking function is enabled.

From a system perspective, use of the input blanking function is not recommended unless TRS, line number and CRC generation and insertion functions are enabled.

The active image area will not be blanked.

The input blanking function will not blank any of the ancillary data, TRS words, line numbers, CRC's, EDH or SMPTE ST 352 payload identifiers inserted by the device itself.

### 4.8.4 ANC Data Checksum Calculation and Insertion

The GS2962 calculates checksums for all detected ancillary data packets presented to the device.

ANC data checksum insertion only takes place if the IOPROC\_EN/DIS pin is HIGH, the SMPTE\_BYPASS is HIGH and the ANC\_CSUM\_INS bit is set LOW in the IOPROC register.

**Note:** The device will correct any CSUM value outside the protected ranges from 000h to 003h and from 3FCh to 3FFh. If a CSUM value in either of these ranges is presented to the device, it will not be corrected.

### 4.8.5 TRS Generation and Insertion

The GS2962 is capable of generating and inserting TRS codes.

TRS word generation and insertion are performed in accordance with the timing parameters generated by the timing circuits, which is locked to the externally provided H:V:F or CEA-861 signals, or the TRS signals embedded in the input data stream. The GS2962 will overwrite the TRS signals if they're already embedded. When a 3G Level A signal is applied to the GS2962, and when the CONV\_372 (bit 9 address 000h) is set LOW (Level A to Level B conversion), TRS will be inserted according to 3G Level B format.

10-bit TRS code words are inserted at all times.

The insertion of TRS ID words only take place if the IOPROC\_EN/ $\overline{\text{DIS}}$  pin is HIGH and the  $\overline{\text{SMPTE\_BYPASS}}$  pin is HIGH.

In addition to this, the GS2962 requires the TRS\_INS bit to be set LOW in the IOPROC register.

If the TIM\_861 pin is HIGH, then the timing circuits are locked to CEA-861 timing.

#### 4.8.6 HD and 3G Line Number Calculation and Insertion

The GS2962 is capable of line number generation and insertion, in accordance with the relevant HD video standard, as determined by the automatic video standard detector. Line numbers are inserted into both the Y and C channels.

**Note:** Line number generation and insertion only occurs in HD and 3G modes (RATE\_SEL0 = LOW).

The insertion of line numbers only take place if the IOPROC\_EN/ $\overline{\text{DIS}}$  pin is HIGH and  $\overline{\text{SMPTE\_BYPASS}}$  pin is HIGH.

In addition to this, the GS2962 requires the LNUM\_INS bit to be set LOW in the IOPROC register.

#### 4.8.7 Illegal Code Re-Mapping

The GS2962 detects and corrects illegal code words within the active picture area.

All codes within the active picture (outside the horizontal and vertical blanking periods), between the values of 3FCh and 3FFh are re-mapped to 3FBh. All codes within the active picture area between the values of 000h and 003h are remapped to 004h.

8-bit TRS code words are re-mapped to 10-bit values.

The illegal code re-mapping will only take place if the IOPROC\_EN/ $\overline{\text{DIS}}$  pin is HIGH and  $\overline{\text{SMPTE\_BYPASS}}$  is HIGH.

In addition to this, the GS2962 requires the ILLEGAL\_REMAP bit to be set LOW in the IOPROC register.

**Note:** Due to the architecture of the GS2962 serializer, illegal code words appearing in the middle of a line that look like TRS sequences will be treated as such by the device.

For example, any sequence in the middle of a line that produces 3FFh 000h 000h followed by another 10-bit word will be treated as a TRS, even if that following word does not match the XYZh code words allowed by SMPTE.

To avoid this issue, any groupings of words that look like TRS sequence must be kept out of the active picture portion of the video line or it will not be remapped.

## 4.8.8 SMPTE ST 352 Payload Identifier Packet Insertion

When enabled by the 352M\_INS bit in the IOPROC register, new SMPTE ST 352 payload identifier packets are inserted into the data stream. These packets are supplied by the user via the host interface. Setting the 352M\_INS bit LOW enables this insertion.

The device will automatically calculate the checksum and generate Version One compliant ST 352 ancillary data preambles: DID, SDID, DBN, DC.

The SMPTE ST 352 packet is inserted into the data stream according to the line number and sample position rules defined in the 2002 standard.

For HDTV video systems the SMPTE ST 352 packet is placed in the Y channel only.

By default (at power up or after system reset), the four VIDEO\_FORMAT\_IN\_DS1 registers and the four VIDEO\_FORMAT\_OUT\_DS1 registers are set to zero.

### 4.8.8.1 3G SMPTE ST 352 Payload Identifier Packet Insertion

When enabled by the 352M\_INS bit in the IOPROC register (000h), new SMPTE ST 352 payload identifier packets are inserted into the data streams. Setting this bit LOW enables insertion.

Insertion of SMPTE ST 352 packets into each data stream is controlled by the status format describing bit, SDTI\_TDM\_DS1 and SDTI\_TDM\_DS2 for Data Stream One and Data Stream Two. If SDTI\_TDM\_DS1 (default LOW) is set HIGH by the user, the GS2962 does not insert SMPTE ST 352 packets into Data Stream One. Similarly, SMPTE ST 352 packets are inserted in Data Stream Two only if SDTI\_TDM\_DS2 is set LOW. This allows the user to individually disable SMPTE ST 352 packets where the data stream is carrying an HD-SDTI or TDM signal, which must not have SMPTE ST 352 packets embedded.

**Note:** The user must ensure that there is sufficient space in the horizontal blanking interval for the insertion of the SMPTE ST 352 packets. If the FIRST\_AVAIL\_POSITION bit in the host interface registers is set HIGH (by default), the SMPTE ST 352 packets are inserted in the first available position following any existing ancillary data. If the FIRST\_AVAIL\_POSITION CSR bit is set LOW, then the packets are inserted immediately after the EAV/CRC1.

If there are pre-existing ST 352 packets, they will be overwritten if the FIRST\_AVAIL\_POSITION CSR bit is HIGH. If the FIRST\_AVAIL\_POSITION CSR bit is LOW, the pre-existing ST 352 packet will be overwritten only if it is contiguous to the EAV/CRC1 sequence.

### 4.8.9 Line Based CRC Generation and Insertion (HD/3G)

When operating in HD mode (RATE\_SEL0 pin = LOW, RATE\_SEL1 pin = LOW), the GS2962 generates and inserts line based CRC words into both the Y and C channels of the data stream.

When operating in 3G (RATE\_SEL0 pin = LOW, RATE\_SEL1 pin = HIGH) Level A mode, the GS2962 generates and inserts line based CRC words into both Data Stream One and Data Stream Two.

When operating in 3G (RATE\_SEL0 pin = LOW, RATE\_SEL1 pin = HIGH) Level B mode, the GS2962 generates and inserts line based CRC words into both Y and C channels of both Link A and Link B.

The line based CRC insertion only takes place if the IOPROC\_EN/ $\overline{\text{DIS}}$  pin is HIGH and  $\overline{\text{SMPTE\_BYPASS}}$  is HIGH.

In addition to this, the GS2962 requires the CRC\_INS bit to be set LOW in the IOPROC register.

### 4.8.10 EDH Generation and Insertion

When operating in SD mode, the GS2962 generates and inserts EDH packets into the data stream.

The EDH packet generation and insertion only takes place if the IOPROC\_EN/ $\overline{\text{DIS}}$  pin is HIGH,  $\overline{\text{SMPTE\_BYPASS}}$  pin is HIGH, the RATE\_SEL0 pin is HIGH and the EDH\_CRC\_INS bit is set LOW in the IOPROC register.

Calculation of both Full Field (FF) and Active Picture (AP) CRCs is carried out by the device.

EDH error flags EDH, EDA, IDH, IDA and UES for ancillary data, full field and active picture are also inserted.

- When the EDH\_CRC\_UPDATE bit of the host interface is set LOW, these flags are sourced from the ANC\_EDH\_FLAG, FF\_EDH\_FLAG and AP\_EDH\_FLAG registers of the device, where they are programmed by the application layer
- When the EDH\_CRC\_UPDATE bit of the host interface is set HIGH, incoming EDH flags are preserved and inserted in the outgoing EDH packets. In this mode the ANC\_EDH\_FLAG, FF\_EDH\_FLAG and AP\_EDH\_FLAG registers contain the incoming EDH flags, and will be read only

The GS2962 generates all of the required EDH packet data including all ancillary data preambles: DID, DBN, DC, reserved code words and checksum.

The prepared EDH packet is inserted at the appropriate line of the video stream (in accordance with RP165). The start pixel position of the inserted packet is based on the SAV position of that line, such that the last byte of the EDH packet (the checksum) is placed in the sample immediately preceding the start of the SAV TRS word.

**Note 1:** When the EDH\_CRC\_UPDATE bit of the host interface is set LOW, it is the responsibility of the application interface to ensure that the EDH flag registers are updated regularly (once per field).

**Note 2:** It is also the responsibility of the application interface to ensure that there is sufficient space in the horizontal blanking interval for the EDH packet to be inserted.

### 4.8.11 SMPTE ST 372 Conversion

When the IOPROC\_EN/ $\overline{\text{DIS}}$  pin is HIGH and the CONV\_372 bit in the IOPROC register is LOW, the GS2962 converts SMPTE ST 425 Level A mapping 1 (1080P 4:2:2) to Level B SMPTE ST 372 dual link prior to serialization.

### 4.8.12 Processing Feature Disable

The GS2962 contains an IOPROC register. This register contains one bit for each processing feature, allowing the user to enable/disable each process individually.

By default (at power up or after system reset), all of the IOPROC register bits are LOW, except for the SMPTE ST 372 conversion.

To disable an individual processing feature, the application interface must set the corresponding bit HIGH in the IOPROC register. To enable these features, the IOPROC\_EN/ $\overline{\text{DIS}}$  pin must be HIGH, and the individual feature must be enabled by setting bits LOW in the IOPROC register of the host interface.

The I/O processing functions supported by the GS2962 are shown in [Table 4-7](#) below.

**Table 4-7: IOPROC Register Bits**

I/O Processing Feature	IOPROC Register Bit
TRS insertion	TRS_INS (000h Bit 0)
Y and C line number insertion	LNUM_INS (000h Bit 1)
Y and C line based CRC insertion	CRC_INS (000h Bit 2)
Ancillary data checksum correction	ANC_CSUM_INS (000h Bit 3)
EDH CRC error calculation and insertion	EDH_CRC_INS (000h Bit 4)
Illegal word re-mapping	ILLEGAL_WORD_REMAP (000h Bit 5)
SMPTE ST 352 packet insertion	SMPTE_352M_INS (000h Bit 6)
SMPTE ST 372 conversion	CONV_372 (000h Bit 9)
Ancillary data insertion	ANC_INS (000h Bit 11)

## 4.9 Serial Digital Output

The GS2962 has a single, low-impedance current mode differential output driver, capable of driving at least 800mV into a 75Ω single-ended load.

The output signal amplitude, or swing, will be user-configurable using an external resistor on the RSET pin.

The serial digital output data rate supports SMPTE ST 424, SMPTE ST 292 and SMPTE ST 259 operation. This is summarized in [Table 4-8](#) below.


**Table 4-8: Serial Digital Output - Serial Output Data Rate**

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Serial Output Data Rate	BRSDO	SMPTE ST 424 signal	–	2.97, 2.97/1.001	–	Gb/s
		SMPTE ST 292 signal	–	1.485, 1.485/1.001	–	Gb/s
		SMPTE ST 259 signal	–	270	–	Mb/s

The SDO and  $\overline{\text{SDO}}$  pins of the device provide the serial digital output.

Compliance with all requirements defined in [Section 4.9.1](#) through [Section 4.9.4](#) is guaranteed when measured across a 75Ω terminated load at the output of 1m of Belden 1694A cable, including the effects of the Semtech recommended ORL matching network, BNC and coaxial cable connection, except where otherwise stated.

[Figure 4-20](#) illustrates this requirement, which is in accordance with the measurement methodology defined in SMPTE ST 424, SMPTE ST 292 and SMPTE ST 259.



**Figure 4-20: ORL Matching Network, BNC and Coaxial Cable Connection**

### 4.9.1 Output Signal Interface Levels

The Serial Digital Output signals (SDO and  $\overline{\text{SDO}}$  pins), of the device meet the amplitude requirements as defined in SMPTE ST 424 for an unbalanced generator (single-ended).

The signal amplitude is controlled to better than +/-7% of the nominal level defined in SMPTE ST 424, when an external 750Ω 1% resistor is connected between the RSET pin of the device and VCC.

The output signal amplitude can be reduced to less than 1/10th of the nominal amplitude, defined above, by increasing the value of the resistor connected between the RSET pin of the device and VCC.

These requirements are met across all ambient temperature and power supply operating conditions described in the [Electrical Characteristics on page 16](#).

The output amplitude of the GS2962 can be adjusted by changing the value of the  $R_{SET}$  resistor as shown in Table 4-9. For a 800mV<sub>pp</sub> output a value of 750Ω is required. A ±1% SMT resistor should be used.

The  $R_{SET}$  resistor is part of the high speed output circuit of the GS2962. The resistor should be placed as close as possible to the RSET pin. In addition, an anti-pad should be used underneath the resistor.

**Table 4-9:  $R_{SET}$  Resistor Value vs. Output Swing**

$R_{SET}$ Resistor Values (Ω)	Output Swing (mV <sub>pp</sub> )
995	608
824	734
750	800
680	884

## 4.9.2 Overshoot/Undershoot

The serial digital output signal overshoot and undershoot is controlled to be less than 7% of the output signal amplitude, when operating as an unbalanced generator (single-ended).

This requirement is met for nominal signal amplitudes as defined by SMPTE ST 292.

This requirement is met regardless of the output slew rate setting of the device.

This requirement is met across all ambient temperature and power supply operating conditions described in the [Electrical Characteristics on page 16](#).

This requirement is summarized in [Table 4-10](#):

**Table 4-10: Serial Digital Output - Overshoot/Undershoot**

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Serial output overshoot /undershoot	–	–	–	0	7	%

## 4.9.3 Slew Rate Selection

The GS2962 supports two user-selectable output slew rates.

Control of the slew rate is determined by the setting of the RATE\_SEL0 input pin.

When this pin is set HIGH, the output slew rate matches the requirements as defined by the SMPTE ST 259 standard.

When this pin is set LOW, the output slew rate is better than the requirements as defined by the SMPTE ST 424 standard.

These requirements are met across all ambient temperature and power supply operating conditions described in the [Electrical Characteristics on page 16](#).

This requirement is summarized in [Table 4-11](#):

**Table 4-11: Serial Digital Output - Rise/Fall Time**

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Serial Output Rise/Fall Time 20% ~ 80%	SDO <sub>TR</sub>	SMPTE ST 292/ST 424 signal	–	–	135	ps
		SMPTE ST 259 signal	400	–	800	ps

## 4.9.4 Serial Digital Output Mute

When the SDO\_EN/ $\overline{\text{DIS}}$  pin is LOW, the serial digital output signals of the device become high-impedance, reducing system power.

The serial digital output is also placed in the high-impedance state when the LOCKED pin is LOW, or when the STANDBY pin is HIGH.

## 4.10 Serial Clock PLL

An internal VCO provides the transmission clock rates for the GS2962.

The power supply to the VCO is provided to the VCO\_VDD/VCO\_GND pins of the device.

This VCO is locked to the input PCLK via an on-chip PLL and Charge Pump.

Internal division ratios for the PCLK are determined by the setting of the RATE\_SEL0 pin, the RATE\_SEL1 pin and the 20BIT/10BIT pin as shown in [Table 4-12](#):

**Table 4-12: PCLK and Serial Digital Clock Rates**

External Pin Setting			Supplied PCLK Rate	Serial Digital Output Rate
RATE_SEL0	RATE_SEL1	20BIT/10BIT		
LOW	HIGH	HIGH	148.5 or 148.5/1.001MHz	2.97 or 2.97/1.001 Gb/s
LOW	HIGH	LOW	148.5 or 148.5/1.001MHz (DDR)	2.97 or 2.97/1.001 Gb/s
LOW	LOW	HIGH	74.25 or 74.25/1.001MHz	1.485 or 1.485/1.001Gb/s
LOW	LOW	LOW	148.5 or 148.5/1.001MHz	1.485 or 1.485/1.001Gb/s
HIGH	X	HIGH	13.5MHz	270Mb/s
HIGH	LOW	LOW	27MHz	270Mb/s

As well as generating the serial digital output clock signals, the PLL is also responsible for generating all internal clock signals required by the device.

### 4.10.1 PLL Bandwidth

[Table 4-13](#) shows the GS2962 PLL loop bandwidth variations. PLL bandwidth is a function of the external loop filter resistor and the charge pump current. We recommend using a 200Ω loop filter resistor, however, this value can be varied from 100Ω to 380Ω, depending on application. Values other than 200Ω are not guaranteed. As the resistor is changed, the bandwidth will scale proportionately (for example, a change from a 200Ω to 300Ω resistor will cause a 50% increase in bandwidth). The charge pump current is preset to 100μA and should not be changed. The external loop filter capacitor does not affect the PLL loop bandwidth. The external loop filter capacitor affects PLL loop settling time, phase margin and noise. It is selectable from 1μF to 33μF. However, it should be kept at 10μF for optimal performance. A smaller capacitor results in shorter lock time but less stability. A larger capacitor results in longer lock time but more stability. Narrower loop bandwidths require a larger capacitor to be stable. In other words, a small loop filter resistor requires a larger loop capacitor.

**Table 4-13: GS2962 PLL Bandwidth**

Mode	PCLK Frequency (MHz)	Filter Resistor ( $\Omega$ )	Charge Pump Current ( $\mu$ A)	Bandwidth (kHz)
SD	13.50	200	100	4.78
SD	27.00	200	100	9.57
HD	74.25	200	100	26.32
HD	148.50	200	100	52.63
3G	148.50	200	100	52.63

### 4.10.2 Lock Detect

The Lock Detect block controls the serial digital output signal and indicates to the application layer the lock status of the device.

The LOCKED output pin is provided to indicate the device operating status.

The LOCKED output signal is set HIGH by the lock detect block under the following conditions (see [Table 4-14](#)):

**Table 4-14: GS2962 Lock Detect Indication**

$\overline{\text{RESET}}$	PLL Lock	$\overline{\text{SMPTE\_BYPASS}}$	DVB_ASI	RATE_SELO
HIGH	HIGH	HIGH	LOW	X
HIGH	HIGH	LOW	HIGH	HIGH
HIGH	HIGH	LOW	LOW	X

Any other combination of signal states not included in the above table results in the LOCKED pin being LOW.

**Note:** When the LOCKED pin is LOW, the serial digital output is in the muted state.

## 4.11 GSPI Host Interface

**Note:** When using more than one Semtech serializer or deserializer (SerDes) in the same design, carefully read this section to see how the GSPI ports of multiple ICs should be connected to each other. Unlike some previous devices, the SDOUT pin of these SerDes ICs is a non-clocked, loop-through of SDIN (allowing for multiple devices to be connected to the GSPI chain). The SDOUT pins of multiple SerDes ICs should not be bussed together, as was the case with some older generations of SerDes ICs.

The GSPI, or Gennum Serial Peripheral Interface, is a 4-wire interface provided to allow the application layer to access additional status information through configuration registers in the GS2962.

The GSPI comprises a Serial Data Input signal (SDIN), Serial Data Output signal (SDOUT), an active low Chip Select ( $\overline{CS}$ ) and a Burst Clock (SCLK).

Because these pins can be shared with the JTAG interface port for compatibility with the GS1582, an additional control signal pin JTAG/ $\overline{HOST}$  is provided.

When JTAG/ $\overline{HOST}$  is LOW, the GSPI interface is enabled. When JTAG/ $\overline{HOST}$  is HIGH, the JTAG interface is enabled.

When operating in GSPI mode, the SCLK, SDIN, and  $\overline{CS}$  signals are provided by the application interface. The SDOUT pin is a non-clocked loop-through of SDIN, and may be connected to the SDIN of another device, allowing multiple devices to be connected to the GSPI chain. The interface is illustrated in Figure 4-21 below.




Figure 4-21: GSPI Application Interface Connection

All read or write access to the GS2962 is initiated and terminated by the application host processor. Each access always begins with a Command/Address Word followed by a data read to or written from the GS2962.

### 4.11.1 Command Word Description

The Command Word consists of a 16-bit word transmitted MSB first and contains a read/write bit, an Auto-Increment bit and a 12-bit address. Figure 4-22 shows the command word format and bit configurations.

Command Words are clocked into the GS2962 on the rising edge of the Serial Clock SCLK, which operates in a burst fashion.

When the Auto-Increment bit is set LOW, each Command Word must be followed by only one Data Word to ensure proper operation. If the Auto-Increment bit is set HIGH, the following Data Word will be written into the address specified in the Command Word, and subsequent data words will be written into incremental addresses from the previous Data Word. This facilitates multiple address writes without sending a Command Word for each Data Word.




Figure 4-22: Command Word Format

### 4.11.2 Data Read or Write Access

Serial data is transmitted or received MSB first synchronous with the rising edge of the Serial Clock, SCLK. The Chip Select ( $\overline{CS}$ ) signal must be active LOW a minimum of 1.5ns ( $t_0$  in Figure 4-24) before the first clock edge to ensure proper operation.

During a Read sequence (Command Word R/W bit set HIGH), a wait state of 148ns ( $4 \times 1/fPCLK$ ,  $t_5$  in Figure 4-24) is required between writing the Command Word and reading the following Data Word. The read bits are clocked out on the negative edges of SCLK.

**Note 1:** Where several devices are connected to the GSPI chain, only one  $\overline{CS\_TMS}$  may be asserted during a read sequence.

During a Write sequence (Command Word R/W bit set LOW), a wait state of 37ns ( $1 \times 1/fPCLK$ ,  $t_4$  in Figure 4-24) is required between the Command Word and the following Data Word. This wait state must also be maintained between successive Command Word/Data Word write sequences. When Auto-increment mode is selected (AutoInc = 1), the wait state must be maintained between successive Data Words after the initial Command Word/Data Word sequence.

During the write sequence, all command and following Data Words input at the SDIN pin are output at the SDO pin as is.

When several devices are connected to the GSPI chain, data can be written simultaneously to all the devices which have  $\overline{CS}$  set LOW.

**Note 2:** If the application interface performs a Read or Write access after power-up, prior to the application of a valid serial video input signal, the SCLK frequency must not exceed 10MHz.




Figure 4-23: Data Word Format

### 4.11.3 GSPI Timing

Write and Read Mode timing for the GSPI interface is as shown in the following diagrams:




Figure 4-24: Write Mode




Figure 4-25: Read Mode

SDIN\_TDI to SDOUT\_TDO combinational path for daisy chain connection of multiple GS2962 devices.




Figure 4-26: GSPI Time Delay

Table 4-15: GSPI Time Delay

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Delay time	$t_{\text{DELAY}}$	50% levels; +1.8V operation	–	–	10.5	ns
Delay time	$t_{\text{DELAY}}$	50% levels; +3.3V operation	–	–	8.7	ns

**Table 4-16: GSPI AC Characteristics**

Parameter	Symbol	Conditions	Min	Typ	Max	Units
$\overline{CS}$ low before SCLK rising edge	$t_0$		1.5	–	–	ns
SCLK period	$t_1$		12.5	–	–	ns
SCLK duty cycle	$t_2$		40	50	60	%
Input data setup time	$t_3$		1.5	–	–	ns
Time between end of Command Word (or data in Auto-Increment mode) and the first SCLK of the following Data Word – write cycle.	$t_4$	50% levels; +3.3V or +1.8V operation	PCLK (MHz)	ns		
			unlocked	445		
			13.5	74.2	–	ns
			27.0	37.1		
			74.25	13.5		
			148.5	6.7		
Time between end of Command Word (or data in Auto-Increment mode) and the first SCLK of the following Data Word – read cycle.	$t_5$	50% levels; +3.3V or +1.8V operation	PCLK (MHz)	ns		
			unlocked	1187		
			13.5	297	–	ns
			27.0	148.5		
			74.25	53.9		
			148.5	27		
Output hold time (15pF load)	$t_6$		1.5	–	–	ns
$\overline{CS}$ HIGH after last SCLK falling edge	$t_7$	50% levels; +3.3V or +1.8V operation	PCLK (MHz)	ns		
			unlocked	445		
			74.2	74.2	–	ns
			37.10	37.1		
			74.25	13.5		
			148.5	6.7		
Input data hold time	$t_8$		1.5	–	–	ns

**Note:** If the application interface performs a Read or Write access after power-up, prior to the application of a valid serial video input signal, the SCLK frequency must not exceed 10MHz.

## 4.12 Host Interface Register Maps

Table 4-17: Configuration and Status Registers

Address	Register Name	Bit Name	Bit	Description	R/W	Default
000h	IOPROC	RSVD	15	Reserved.	R	0
		DELAY_LINE_ENABLE	14	HIGH - enables the delay line delay.	R/W	0
		RSVD	13	Reserved.	R	0
		EDH_CRC_UPDATE	12	HIGH - preserve incoming EDH flags and insert into outgoing EDH packets. LOW - embed flags from 003 in EDH packet.	R/W	0
		ANC_INS	11	HIGH - disable ancillary data insertion. LOW - enable ancillary data insertion.	R	0
		RSVD	10	Reserved.	R/W	0
		CONV_372	9	HIGH - disable Level A-B conversion. LOW - enable Level A-B conversion.	R/W	1
		H_CONFIG	8	Chooses H configuration; LOW - Active Picture timing HIGH - SMPTE H timing	R/W	0
		RSVD	7	Reserved.	R/W	0
		SMPTE_352M_INS	6	HIGH - disables insertion of SMPTE ST 352 packets.	R/W	0
		ILLEGAL_WORD_REMAP	5	HIGH - disables illegal word remapping.	R/W	0
		EDH_CRC_INS	4	HIGH - disables EDH CRC error correction and insertion.	R/W	0
		ANC_CSUM_INS	3	HIGH - disables insertion of ancillary data checksums.	R/W	0
		CRC_INS	2	HIGH - disables insertion of HD/3G CRC words.	R/W	0
		LNUM_INS	1	HIGH - disables insertion of HD/3G line numbers.	R/W	0
		TRS_INS	0	HIGH - disables insertion of TRS words.	R/W	0

**Table 4-17: Configuration and Status Registers (Continued)**

Address	Register Name	Bit Name	Bit	Description	R/W	Default
001h	ERROR_STAT	RSVD	15-7	Reserved.	R	0
		TRS_PERR	6	TRS protection error. LOW - No errors in TRS. HIGH - Errors in TRS.	R	0
		Y1_EDH_CS_ERR	5	Same as CS_ERR but only updates its state when packet being inspected is an EDH packet.	R	0
		Y1_CS_ERR	4	HIGH indicates that a checksum error is detected. It is updated every time a $\overline{CS}$ word is present on the output. <b>Note:</b> This bit will not be set for CSUM values in the protected ranges (from 000h to 003h and from 3FCh to 3FFh).	R	0
		FORMAT_ERR	3	HIGH indicates standard is not recognized for 861D conversion.	R	0
		TIMING_ERR	2	HIGH indicates that the RASTER measurements do not line up with the extracted ST 352 packet information.	R	0
		NO_352M_ERR	1	HIGH indicates no ST 352 packet embedded in incoming video.	R	0
		LOCK_ERR	0	HIGH indicates PLL lock error indication.	R	0

**Table 4-17: Configuration and Status Registers (Continued)**

Address	Register Name	Bit Name	Bit	Description	R/W	Default
002h	EDH_FLAG_EXT	RSVD	15	Reserved.	R	0
		ANC_UES_EXT	14	Ancillary data - unknown error status flag.	R	0
		ANC_IDA_EXT	13	Ancillary data - internal error detected already flag.	R	0
		ANC_IDH_EXT	12	Ancillary data - internal error detected here flag.	R	0
		ANC_EDA_EXT	11	Ancillary data - error detected already flag.	R	0
		ANC_EDH_EXT	10	Ancillary data - error detected here flag.	R	0
		FF_UES_EXT	9	EDH Full Field - unknown error status flag.	R	0
		FF_IDA_EXT	8	EDH Full Field - internal error detected already flag.	R	0
		FF_IDH_EXT	7	EDH Full Field - internal error detected here flag.	R	0
		FF_EDA_EXT	6	EDH Full Field - error detected already flag.	R	0
		FF_EDH_EXT	5	EDH Full Field - error detected here flag.	R	0
		AP_UES_EXT	4	EDH Active Picture - unknown error status flag.	R	0
		AP_IDA_EXT	3	EDH Active Picture - internal error detected already flag.	R	0
		AP_IDH_EXT	2	EDH Active Picture - internal error detected here flag.	R	0
		AP_EDA_EXT	1	EDH Active Picture - error detected already flag.	R	0
		AP_EDH_EXT	0	EDH Active Picture - error detected here flag.	R	0

**Table 4-17: Configuration and Status Registers (Continued)**

Address	Register Name	Bit Name	Bit	Description	R/W	Default
003h	EDH_FLAG_PGM	RSVD	15	Reserved.	R	0
		ANC_UES_PGM	14	Ancillary data - unknown error status flag.	R	0
		ANC_IDA_PGM	13	Ancillary data - internal error detected already flag.	R/W	0
		ANC_IDH_PGM	12	Ancillary data - internal error detected here flag.	R/W	0
		ANC_EDA_PGM	11	Ancillary data - error detected already flag.	R/W	0
		ANC_EDH_PGM	10	Ancillary data - error detected here flag.	R/W	0
		FF_UES_PGM	9	EDH Full Field - unknown error status flag.	R/W	0
		FF_IDA_PGM	8	EDH Full Field - internal error detected already flag.	R/W	0
		FF_IDH_PGM	7	EDH Full Field - internal error detected here flag.	R/W	0
		FF_EDA_PGM	6	EDH Full Field - error detected already flag.	R/W	0
		FF_EDH_PGM	5	EDH Full Field - error detected here flag.	R/W	0
		AP_UES_PGM	4	EDH Active Picture - unknown error status flag.	R/W	0
		AP_IDA_PGM	3	EDH Active Picture - internal error detected already flag.	R/W	0
		AP_IDH_PGM	2	EDH Active Picture - internal error detected here flag.	R/W	0
		AP_EDA_PGM	1	EDH Active Picture - error detected already flag.	R/W	0
		AP_EDH_PGM	0	EDH Active Picture - error detected here flag.	R/W	0
004h	DATA_FORMAT	RSVD	15-10	Reserved.	R	0
		VD_STD	9-5	Detected video standard.	R	0
		INT_PROGB	4	HIGH - interlaced signal LOW - progressive signal	R	0
		CONV_372_LOCKED	3	Convert 372 lock indication. Active HIGH.	R	0
		STD_LOCK	2	Standard lock indication. Active HIGH.	R	0
		V_LOCK	1	Vertical lock indication. Active HIGH.	R	0
		H_LOCK	0	Horizontal lock indication. Active HIGH.	R	0

**Table 4-17: Configuration and Status Registers (Continued)**

Address	Register Name	Bit Name	Bit	Description	R/W	Default
005h	RSVD	RSVD	15-0	Reserved.	R	0
		RSVD	15-6	Reserved.	R	0
006h	VSD_FORCE	VSD_FORCE	5	Use the CSR register STD value rather than the flywheels STD value. Active HIGH.	R/W	0
		VID_STD_FORCE	4-0	Force VID STD CSR.	R/W	0
		RSVD	15-2	Reserved.	R	0
007h	EDH_STATUS	FF_CRC_V	1	Full Field extracted V bit.	R	0
		AP_CRC_V	0	Active Picture extracted V bit.	R	0
		RSVD	15-1	Reserved.	R	0
008h	FIRST_AVAIL_POSITION	FIRST_AVAIL_POSITION	0	HIGH - ST 352 insertion occurs on first available ANC space. LOW - insert ST 352 packets right after EAV/CRC1.	R/W	1
009h	RSVD	RSVD	15-0	Reserved.	R	0
00Ah	VIDEO_FORMAT_352_OUT_WORD_1	VIDEO_FORMAT_OUT_DS1_2	15-8	SMPTE ST 352 DS1 embedded packet - byte 2.	R/W	0
		VIDEO_FORMAT_OUT_DS1_1	7-0	SMPTE ST 352 DS1 embedded packet - byte 1.	R/W	0
00Bh	VIDEO_FORMAT_352_OUT_WORD_2	VIDEO_FORMAT_OUT_DS1_4	15-8	SMPTE ST 352 DS1 embedded packet - byte 4.	R/W	0
		VIDEO_FORMAT_OUT_DS1_3	7-0	SMPTE ST 352 DS1 embedded packet - byte 3.	R/W	0
00Ch	VIDEO_FORMAT_352_OUT_WORD_3	VIDEO_FORMAT_OUT_DS2_2	15-8	SMPTE ST 352 DS2 embedded packet - byte 2.	R/W	0
		VIDEO_FORMAT_OUT_DS2_1	7-0	SMPTE ST 352 DS2 embedded packet - byte 1.	R/W	0
00Dh	VIDEO_FORMAT_352_OUT_WORD_4	VIDEO_FORMAT_OUT_DS2_4	15-8	SMPTE ST 352 DS2 embedded packet - byte 4.	R/W	0
		VIDEO_FORMAT_OUT_DS2_3	7-0	SMPTE ST 352 DS2 embedded packet - byte 3.	R/W	0
00Eh	VIDEO_FORMAT_352_IN_WORD_1	VIDEO_FORMAT_IN_DS1_2	15-8	SMPTE ST 352 DS1 extracted packet - byte 2.	R	0
		VIDEO_FORMAT_IN_DS1_1	7-0	SMPTE ST 352 DS1 extracted packet - byte 1.	R	0
00Fh	VIDEO_FORMAT_352_IN_WORD_2	VIDEO_FORMAT_IN_DS1_4	15-8	SMPTE ST 352 DS1 extracted packet - byte 4.	R	0
		VIDEO_FORMAT_IN_DS1_3	7-0	SMPTE ST 352 DS1 extracted packet - byte 3.	R	0
010h	VIDEO_FORMAT_352_IN_WORD_3	VIDEO_FORMAT_IN_DS2_2	15-8	SMPTE ST 352 DS2 extracted packet - byte 2.	R	0
		VIDEO_FORMAT_IN_DS2_1	7-0	SMPTE ST 352 DS2 extracted packet - byte 1.	R	0

**Table 4-17: Configuration and Status Registers (Continued)**

Address	Register Name	Bit Name	Bit	Description	R/W	Default
011h	VIDEO_FORMAT_352_IN_WORD_4	VIDEO_FORMAT_IN_DS2_4	15-8	SMPTE ST 352 DS2 extracted packet - byte 4.	R	0
		VIDEO_FORMAT_IN_DS2_3	7-0	SMPTE ST 352 DS2 extracted packet - byte 3.	R	0
012h	RASTER_STRUC_1	RSVD	15-11	Reserved.	R	0
		LINES_PER_FRAME	10-0	Total lines per frame.	R	0
013h	RASTER_STRUC_2	RSVD	15-14	Reserved.	R	0
		WORDS_PER_LINE	13-0	Total words per line.	R	0
014h	RASTER_STRUC_3	RSVD	15-13	Reserved.	R	0
		ACTIVE_WORDS_PER_LINE	12-0	Words per active line.	R	0
015h	RASTER_STRUC_4	RSVD	15-11	Reserved.	R	0
		ACTIVE_LINES_PER_FIELD	10-0	Active lines per frame.	R	0
016h - 023h	RSVD	RSVD	–	Reserved.	R	0
024h	FIRST_LINE_NUMBER_STATUS	RSVD	15-2	Reserved.	R	0
		PACKET_MISSED	1	ANC data packet could not be inserted in its entirety. HIGH - ANC packet cannot be inserted in it's entirety.	R	0
		RW_CONFLICT	0	Same RAM address was read and written to at the same time. HIGH - one of the addresses from 040h to 13Fh was read and written to at the same time.	R	0
025h	FIRST_LINE_NUMBER	RSVD	15-12	Reserved.	R	0
		ANC_INS_MODE	11	ANC data insertion mode. HIGH - Concatenate LOW - Separate	R/W	0
		FIRST_LINE_NUMBER	10-0	First line number to insert ANC packet on.	R/W	0
026h	FIRST_LINE_NUMBER_OF_WORDS	FIRST_LINE_NUMBER_ANC_TYPE	15	ANC region to insert packet in HIGH - VANC, LOW - HANC.	R/W	0
		FIRST_LINE_NUMBER_STREAM_TYPE	14	Stream to insert packet in HIGH - C stream, LOW - Y stream.	R/W	0
		RSVD	13-10	Reserved.	R	0
		FIRST_LINE_NUMBER_OF_WORDS	9-0	Total number of words in ANC packet to be inserted in first line.	R/W	0
027h	SECOND_LINE_NUMBER	RSVD	15-11	Reserved.	R	0
		SECOND_LINE_NUMBER	10-0	Second line number to insert ANC packet on in Separate Line mode.	R/W	0

**Table 4-17: Configuration and Status Registers (Continued)**

Address	Register Name	Bit Name	Bit	Description	R/W	Default
028h	SECOND_LINE_NUMBER_OF_WORDS	SECOND_LINE_NUMBER_ANC_TYPE	15	ANC region to insert packet in HIGH - VANC, LOW - HANC.	R/W	0
		SECOND_LINE_NUMBER_STREAM_TYPE	14	Stream to insert packet in HIGH - C stream, LOW - Y stream.	R/W	0
		RSVD	13-10	Reserved.	R	0
		SECOND_LINE_NUMBER_OF_WORDS	9-0	Total number of words in ANC packet to be inserted in second line.	R/W	0
029h	THIRD_LINE_NUMBER	RSVD	15-11	Reserved.	R	0
		THIRD_LINE_NUMBER	10-0	Third line number to insert ANC packet on in Separate Line mode.	R/W	0
02Ah	THIRD_LINE_NUMBER_OF_WORDS	THIRD_LINE_NUMBER_ANC_TYPE	15	ANC region to insert packet in. HIGH - VANC, LOW - HANC.	R/W	0
		THIRD_LINE_NUMBER_STREAM_TYPE	14	Stream to insert packet in. HIGH - C stream, LOW - Y stream.	R/W	0
		RSVD	13-10	Reserved.	R	0
		THIRD_LINE_NUMBER_OF_WORDS	9-0	Total number of words in ANC packet to be inserted in third line.	R/W	0
02Bh	FOURTH_LINE_NUMBER	RSVD	15-11	Reserved.	R	0
		FOURTH_LINE_NUMBER	10-0	Fourth line number to insert ANC packet on in Seperate Line mode.	R/W	0
02Ch	FOURTH_LINE_NUMBER_OF_WORDS	FOURTH_LINE_NUMBER_ANC_TYPE	15	ANC region to insert packet in HIGH - VANC, LOW - HANC.	R/W	0
		FOURTH_LINE_NUMBER_STREAM_TYPE	14	Stream to insert packet in 1-C stream, 0-Y stream.	R/W	0
		RSVD	13-10	Reserved.	R	0
		FOURTH_LINE_NUMBER_OF_WORDS	9-0	Total number of words in ANC packet to be inserted in fourth line.	R/W	0

**Table 4-17: Configuration and Status Registers (Continued)**

Address	Register Name	Bit Name	Bit	Description	R/W	Default
02Dh	STREAM_TYPE_1	RSVD	15-5	Reserved.	R	0
		EDH_LINE_CHECK_EN	4	HIGH - ANC block will not insert data into the EDH region of the HANC space. LOW - ANC block will insert data into the EDH region.	R/W	1
		STREAM_TYPE1_LINE_4	3	HIGH - data for the fourth line in separate mode is inserted into Data Stream Two. LOW - Data Stream One. Parameter only applicable for 3G.	R/W	0
		STREAM_TYPE1_LINE_3	2	HIGH - data for the third line in separate mode is inserted into Data Stream Two. LOW - Data Stream One. Parameter only applicable for 3G.	R/W	0
		STREAM_TYPE1_LINE_2	1	HIGH - data for the second line in separate mode is inserted into Data Stream Two. LOW - Data Stream One. Parameter only applicable for 3G.	R/W	0
		STREAM_TYPE1_LINE_1	0	HIGH - data for the first line in separate mode is inserted into Data Stream Two. LOW - Data Stream One. Parameter only applicable for 3G.	R/W	0
02Eh - 03Fh	RSVD	RSVD	15-0	Reserved.	R	0
040h - 07Fh	ANC_PACKET_BANK_1	ANC_PACKET_BANK	15-0	First bank of user-defined 8-bit ancillary data. Bit 15 - 8: 2nd byte (MSB to LSB) Bit 7 - 0: 1st byte (MSB to LSB) See <a href="#">4.7 ANC Data Insertion</a> .	—	—
080h - 0BFh	ANC_PACKET_BANK_2	ANC_PACKET_BANK	15-0	Second bank of user-defined 8-bit ancillary data. Bit 15 - 8: 2nd byte (MSB to LSB) Bit 7 - 0: 1st byte (MSB to LSB) See <a href="#">4.7 ANC Data Insertion</a> .	—	—
0C0h - 0FFh	ANC_PACKET_BANK_3	ANC_PACKET_BANK	15-0	Third bank of user-defined 8-bit ancillary data. Bit 15 - 8: 2nd byte (MSB to LSB) Bit 7 - 0: 1st byte (MSB to LSB) See <a href="#">4.7 ANC Data Insertion</a> .	—	—
100h - 13Fh	ANC_PACKET_BANK_4	ANC_PACKET_BANK	15-0	Fourth bank of user-defined 8-bit ancillary data. Bit 15 - 8: 2nd byte (MSB to LSB) Bit 7 - 0: 1st byte (MSB to LSB) See <a href="#">4.7 ANC Data Insertion</a> .	—	—
140h - 209h	RSVD	RSVD	—	Reserved.	R	0

**Table 4-17: Configuration and Status Registers (Continued)**

Address	Register Name	Bit Name	Bit	Description	R/W	Default
20Ah	SDTI_TDM	RSVD	15-8	Reserved.	R	0
		SDTI_TDM_DS2	7	HIGH indicates an SDTI type signal on input for Data Stream Two.	R/W	0
		SDTI_TDM_DS1	6	HIGH indicates an SDTI type signal on input for Data Stream One.	R/W	0
		RSVD	5-0	Reserved.	R	0
20Bh - 20Ch	RSVD	RSVD	15-0	Reserved.	R	0
20Dh	LEVELB_INDICATION	RSVD	15-9	Reserved.	R	0
		LEVEL_B	8	HIGH indicates level B detected. Only relevant for 3G input streams.	R	0
		RSVD	7-0	Reserved.	R	0
20Eh	DRIVE_STRENGTH	RSVD	15-4	Reserved.	R/W	0
		LOCKED_DS	3-2	Drive strength value for LOCKED pin. 00: 4mA; 01: 6mA; 10: 8mA(+1.8V), 10mA(+3.3V); 11: 10mA(+1.8V), 12mA(+3.3V)	R/W	0
		SDOUT_TDO_DS	1-0	Drive strength value for SDOUT_TDO pin. 00: 4mA; 01: 6mA; 10: 8mA(+1.8V), 10mA(+3.3V); 11: 10mA(+1.8V), 12mA(+3.3V)	R/W	2
20Fh	RSVD	RSVD	15-0	Reserved.	R/W	0
210h	DRIVE_STRENGTH2	TDO_DS	15-14	Drive strength value for TDO pin. 00: 4mA; 01: 6mA; 10: 8mA(+1.8V), 10mA(+3.3V); 11: 10mA(+1.8V), 12mA(+3.3V)	R/W	0
		RSVD	13-0	Reserved.	R/W	0
211h - 232h	RSVD	RSVD	15-0	Reserved.	R	0

## 4.13 JTAG ID Codeword

The Platform ID for the 297X family is 0Fh.

The part number field of the JTAG ID codeword for the GS2962 is set to 0F00h.

## 4.14 JTAG Test Operation

When the JTAG/ $\overline{\text{HOST}}$  pin is HIGH, the GSPI host interface port is configured for JTAG test operation.

In this mode the SCLK, SDIN, SDOUT and  $\overline{\text{CS}}$  become TCK, TDI, TDO and TMS. In addition, the TRST pin becomes active.

Boundary scan testing using the JTAG interface is enabled in this mode. When the JTAG/ $\overline{\text{HOST}}$  pin is LOW, the dedicated JTAG interface is used. In this mode the TCK, TDI, TDO and TMS pins are active. This is the recommended mode for new designs.

## 4.15 Device Power-Up

Because the GS2962 is designed to operate in a multi-voltage environment, any power-up sequence is allowed. The Charge Pump, Phase Detector, Core Logic, Serial Digital Output and I/O Buffers can all be powered up in any order.

## 4.16 Device Reset

**Note:** At power-up, the device must be reset to operate correctly.

In order to initialize all internal operating conditions to their default states, hold the  $\overline{\text{RESET}}$  signal LOW for a minimum of  $t_{\text{reset}} = 1\text{ms}$  after all power supplies are stable. There are no requirements for power supply sequencing.

When held in reset, all device outputs will be driven to a high-impedance state.




Figure 4-27: Reset Pulse

## 5.1 Typical Application Circuit




## 6. References & Relevant Standards

SMPTE ST 125	Component video signal 4:2:2 – bit parallel interface
SMPTE ST 259	10-bit 4:2:2 Component and 4fsc Composite Digital Signals - Serial Digital Interface
SMPTE ST 260	1125 / 60 high definition production system – digital representation and bit parallel interface
SMPTE ST 267	Bit parallel digital interface – component video signal 4:2:2 16 x 9 aspect ratio
SMPTE ST 272	Formatting AES/EBU Audio and Auxiliary Data into Digital Video Ancillary Data Space
SMPTE ST 274	1920 x 1080 scanning analog and parallel digital interfaces for multiple picture rates
SMPTE ST 291	Ancillary Data Packet and Space Formatting
SMPTE ST 292	Bit-Serial Digital Interface for High-Definition Television Systems
SMPTE ST 293	720 x 483 active line at 59.94Hz progressive scan production – digital representation
SMPTE ST 296	1280 x 720 scanning, analog and digital representation and analog interface
SMPTE ST 305	Serial Data Transport Interface
SMPTE ST 348	High Data-Rate Serial Data Transport Interface (HD-SDTI)
SMPTE ST 352	Video Payload Identification for Digital Television Interfaces
SMPTE ST 372	Dual Link 292M Interface for 1920 x 1080 Picture Raster
SMPTE ST 424	3Gb/s Signal/Data Serial Interface
SMPTE ST 425	3Gb/s Signal/Data Serial Interface - Source Image Format Mapping
SMPTE RP165	Error Detection Checkwords and Status Flags for Use in Bit-Serial Digital Interfaces for Television
SMPTE RP168	Definition of Vertical Interval Switching Point for Synchronous Video Switching
CEA 861	Video Timing Requirements

# 7. Package & Ordering Information

## 7.1 Package Dimensions



\* THE BALL DIAMETER, BALL PITCH, STAND-OFF & PACKAGE THICKNESS ARE DIFFERENT FROM JEDEC SPEC M0192 (LOW PROFILE BGA FAMILY)

Figure 7-1: Package Dimensions

## 7.2 Packaging Data

Table 7-1: Packaging Data

Parameter	Value
Package Type	11mm x 11mm 100-ball LBGA
Package Drawing Reference	JEDEC M0192 (with exceptions noted in <a href="#">Package Dimensions on page 78</a> ).
Moisture Sensitivity Level	3
Junction to Case Thermal Resistance, $\theta_{j-c}$	10.4°C/W
Junction to Air Thermal Resistance, $\theta_{j-a}$ (at zero airflow)	37.1°C/W
Junction to Board Thermal Resistance, $\theta_{j-b}$	26.4°C/W
Psi, $\psi$	0.4°C/W
Pb-free and RoHS Compliant	Yes

## 7.3 Marking Diagram




Figure 7-2: Marking Diagram

# 7.4 Solder Reflow Profiles

The GS2962 is available in a Pb-free package. It is recommended that the Pb-free package be soldered with Pb-free paste using the reflow profile shown in Figure 7-3.




Figure 7-3: Pb-free Solder Reflow Profile

# 7.5 Ordering Information

Table 7-2: Ordering Information

Part Number	Package	Pb-free	Temperature Range
GS2962-IBE3	100-ball BGA	Yes	-20°C to 85°C



---

**DOCUMENT IDENTIFICATION**  
**FINAL DATA SHEET**

Information relating to this product and the application or design described herein is believed to be reliable, however such information is provided as a guide only and Semtech assumes no liability for any errors in this document, or for the application or design described herein. Semtech reserves the right to make changes to the product or this document at any time without notice.

**CAUTION****ELECTROSTATIC SENSITIVE DEVICES****DO NOT OPEN PACKAGES OR HANDLE EXCEPT AT A  
STATIC-FREE WORKSTATION**

© Semtech 2012

All rights reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights. Semtech assumes no responsibility or liability whatsoever for any failure or unexpected operation resulting from misuse, neglect improper installation, repair or improper handling or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified range.

SEMTECH PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF SEMTECH PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE UNDERTAKEN SOLELY AT THE CUSTOMER'S OWN RISK. Should a customer purchase or use Semtech products for any such unauthorized application, the customer shall indemnify and hold Semtech and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs damages and attorney fees which could arise.

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

---

**Contact Information**

Semtech Corporation  
Gennum Products Division  
200 Flynn Road, Camarillo, CA 93012  
Phone: (805) 498-2111, Fax: (805) 498-3804  
[www.semtech.com](http://www.semtech.com)

Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

Мы предлагаем:

- Конкурентоспособные цены и скидки постоянным клиентам.
- Специальные условия для постоянных клиентов.
- Подбор аналогов.
- Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.
- Приемлемые сроки поставки, возможна ускоренная поставка.
- Доставку товара в любую точку России и стран СНГ.
- Комплексную поставку.
- Работу по проектам и поставку образцов.
- Формирование склада под заказчика.
- Сертификаты соответствия на поставляемую продукцию (по желанию клиента).
- Тестирование поставляемой продукции.
- Поставку компонентов, требующих военную и космическую приемку.
- Входной контроль качества.
- Наличие сертификата ISO.

В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- Регистрацию проекта у производителя компонентов.
- Техническую поддержку проекта.
- Защиту от снятия компонента с производства.
- Оценку стоимости проекта по компонентам.
- Изготовление тестовой платы монтаж и пусконаладочные работы.



Тел: +7 (812) 336 43 04 (многоканальный)

Email: [org@lifeelectronics.ru](mailto:org@lifeelectronics.ru)

[www.lifeelectronics.ru](http://www.lifeelectronics.ru)