Datasheet

AS3661 Programmable 9-channel LED Driver

1 General Description

The AS3661 is a 9-channel LED driver designed to produce lighting effects for mobile devices. A highefficiency charge pump enables LED driving over full Li-Ion battery voltage range. The device is equipped with an internal program memory, which allows operation without processor control. The AS3661 maintains excellent efficiency over a wide operating range by autonomously selecting the best charge pump gain based on LED forward voltage requirements. AS3661 is able to automatically enter power-save mode when LED outputs are not active, thus lowering idle current consumption down to 10 µA (typ).

The AS3661 has an I2C-compatible control interface with four pin selectable addresses. Also, the device has a flexible General Purpose Output (GPO), which can be used as a digital control pin for other devices. INT pin can be used to notify processor when a lighting sequence has ended (interrupt - function). Also, the device has a trigger input interface, which allows synchronization between multiple devices.The device requires only four small and low-cost ceramic capacitors.

The AS3661 is available in a tiny WL-CSP-25 (2.285x2.285mm) 0.4mm pitch package.

2 Key Features

- Three independent program execution engines; 9 programmable outputs with 25.5 mA full-scale current, 8- bit current setting resolution and 12-bit PWM control resolution
- Adaptive charge pump with 1x and 1.5x gain provides up to 95% LED drive efficiency
- Charge pump with soft start and overcurrent/short circuit protection
- **Built-in LED test**
- Automatic power save mode; $IVDD = 10 \mu A$ (typ.)
- Two wire, I2C-compatible, control interface
- **Flexible instruction set**
- **Large SRAM program memory**
- Small application circuit
- Source (high side) drivers
- Minimum number of external components
- Architecture supports color control

3 Applications

The product is ideal for fun and indicator lights, LED backlighting, and programmable current source.

Figure 1. AS3661 LED Driver Block Diagram

Contents

4 Pinout

4.1 Pin Assignment

Figure 2. Pin Assignments (Top View)

4.2 Pin Description

Table 1. Pin Description for AS3661

Table 1. Pin Description for AS3661

Datasheet - Absolute Maximum Ratings

5 Absolute Maximum Ratings

Stresses beyond those listed in Table 2 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Table 3. Electrical Characteristics on page 8 is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

1. Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T_J = 150°C (typ.) and disengages at T $_J$ = 130°C (typ.).

2. Junction to ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design.

Datasheet - Electrical Characteristics

6 Electrical Characteristics

VBAT = 3.6V, VEN = 1.65V, CBAT = CVCPOUT = 1.0µF, CFLY1-2 = 0.47µF, TAMB = -30ºC to +85ºC, typical values @ TAMB = +25°C (unless otherwise specified)¹.

Table 3. Electrical Characteristics

Table 3. Electrical Characteristics (Continued)

1. In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature $(T_{Amb\text{-}MAX})$ is dependent on the maximum operating junction temperature ($T_{J\text{-MAX}}$ =125°C), the maximum power dissipation of the devi ce in the application ($P_{D\text{-MAX}}$) and the junction to ambient thermal resistance of the part/package in the application (θ_{JA}) as given by the following equation: $T_{Amb\text{-}MAX} = T_{J\text{-}MAX} \cdot (\theta_{JA} * P_{D\text{-}MAX})$.

2. Turn-on time is measured from the moment the charge pump is activated until the V_{CP} crosses 90% of its target value

^{1.} Low-ESR Surface-Mount Ceramic Capacitors 8MLCCs) used in setting electrical characteristics.

3. Output current accuracy is the difference between actual value of the output current and programmed value of this current. IMATCH is determined as follows:

 For the constant current D1 to D9, the following are determined: The maximum current (max) and the minimum current (min), then the IMATCH is calculated with: IMATCH = 100*(((max-min)/2)+((max+min)/2))/((max+min)/2)- 100

- 4. Saturation voltage is defined as the voltage when the LED current has dropped 10% from the value measured at V_{CP} - 1V.
- 5. Total unadjusted error includes offset, full-scale and linearity errors.
- 6. The I2C host should allow at least 500µs before sending data the AS3661after the rising edge of the enable line.

Figure 3. \angle C mode Timing Diagram

.

Symbol	Parameter	Condition	Min	Typ	Max	Unit
t _{SU:STA}	Setup Time for a Repeated START Condition		0.6			μs
^t HD:DAT	Data Hold Time ³		50			ns
t _{SU:DAT}	Data Setup Time ⁴		100			ns
t _R	Rise Time of Both SDA and SCL Signals		$20 +$ $0.1C_B$		300	ns
tF	Fall Time of Both SDA and SCL Signals		$15+$ $0.1C_B$		300	ns
t _{su:STO}	Setup Time for STOP Condition		0.6			μs
C_B	Capacitive Load for Each Bus Line	Load of one Picofarad corresponds to one nanosecond.	10		200	ns
C _{I/O}	I/O Capacitance (SDÀ, SCL)				10	pF

Table 4. Electrical Characteristics (Continued) ${}^2C^1$

1. Specification is guaranteed by design and is not tested in production. $V_{EN} = 1.65V$ to VBAT.

2. After this period the first clock pulse is generated.

3. A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the VIHMIN of the SCL signal) to bridge the undefined region of the falling edge of SCL.

4. A fast-mode device can be used in a standard-mode system, but the requirement $t_{\text{SU:DAT}} =$ to 250ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_R max + $t_{SU:DAT} = 1000 + 250 = 1250$ s before the SCL line is released.

7 Typical Operating Characteristics

VBAT = 3.6V, VEN = 1.65V, CBAT = CVCPOUT = 1.0µF, CFLY1-2 = 0.47µF, TAMB = +25ºC, unless otherwise specified

Figure 6. Gain Change Hysteresis Loop (6x1mA load) Figure 7. Effect of adap. hyst. on width of hyst. loop

Datasheet - Typical Operating Characteristics

Figure 10. Power Save Mode Supply Current vs. VBAT, Charge Pump in 1x mode

Figure 13. Line Trans. and Charge Pump autom. Gain Change 1 to 1.5, 6LEDs@1mA 100% PWM

8 Detailed Description

The AS3661 is a fully integrated lighting management unit for producing lighting effects for mobile devices. The AS3661 includes all necessary power management, high-side current sources, temperature compensation, two wire control interface and programmable pattern generators. The overall maximum current for each driver is set by an 8-bit register. The AS3661 controls LED luminance with a pulse width modulation (PWM) scheme with a resolution of 12 bits. The temperature compensation is also done by a PWM.

8.1 Programming

The AS3661 provides flexibility and programmability for dimming and sequencing control. Each LED can be controlled directly and independently through the serial bus or LED drivers can be grouped together for pre-programmed flashing patterns. The AS3661 has three independent program execution engines, so it is possible to form three independently programmable LED banks. LED drivers can be grouped based on their function so that, for example, the first bank of drivers can be assigned to the keypad illumination, the second bank to the "funlights" and the third group to the indicator LED(s). Each bank can contain 1 to 9 LED driver outputs. Instructions for program execution engines are stored in the program memory. The total amount of the program memory is 96 instructions and the user can allocate the memory as required by the engines.

8.2 LED Error Detection

AS3661 has a built-in LED error detection. Error detection does not only detect open and short circuit, but provides an opportunity to measure the VF's of the LEDs. The test event is activated by a serial interface write and the result can be read through the serial interface during the next cycle. This feature can also be addressed to measure the voltage on VBAT, VCP and INT pins. Typical example usage includes monitoring battery voltage or using INT pin as a light sensor interface.

8.3 Energy Efficiency

When charge pump automatic mode selection is enabled, the AS3661 monitors the voltage over the drivers of LED1 to LED6 so that the device can select the best charge pump gain and maintain good efficiency over the whole operating voltage range. The red LED element of an RGB LED typically has a forward voltage of about 2V. For that reason, the outputs LED7, LED8 and LED9 are internally powered by VBAT, since battery voltage is high enough to drive red LEDs over the whole operating voltage range. This allows to drive three RGB LEDs with good efficiency because the red LEDs doesn't load the charge pump. AS3661 is able to automatically enter power-save mode, when LED outputs are not active and thus lowering idle current consumption down to 10 µA (typ.). During the "downtime" of the PWM cycle (constant current output status is low) additional power savings can be achieved when the PWM power save feature is enabled.

8.4 Temperature Compensation

The luminance of an LED is typically a function of its temperature even though the current flowing through the LED remains constant. Since luminance is temperature dependent, many LED applications require some form of temperature compensation to decrease luminance and color purity variations due to temperature changes. The AS3661 has a build in temperature sensing element and PWM duty cycle of the LED drivers changes linearly in relationship to changes in temperature. User can select the slope of the graph (31 slopes) based on the LED characteristics. This compensation can be done either constantly, or only right after when the device wakes up from power save mode, to avoid error due to self-heating of the device. Linear compensation is considered to be practical and accurate enough for most LED applications. Compensation is effective over the temperature range from -40°C to $+90C$.

Figure 16. Temperature Compensation Principle

Figure 17. AS3661 - Block Diagram

8.5 Modes of Operation

The following are the different modes of operation of AS3661

8.5.1 RESET

In the RESET mode all the internal registers are reset to the default values. Reset is entered always if Reset Register (3DH) is written FFH or internal Power On Reset is active. Power On Reset (POR) will activate during the chip startup or when the supply voltage VBAT fall below 1.5V (typ.). Once VBAT rises above 1.5V (typ.) POR will be inactivate and the chip will continue to the STANDBY mode. CHIP_EN control bit is low after POR by default.

8.5.2 STANDBY

The STANDBY mode is entered if the register bit CHIP_EN or EN pin is logic low and Reset is not active. This is the low power consumption mode, when all circuit functions are disabled. Registers can be written in this mode if EN pin is logic high so that the control bits will be effective right after the start up.

8.5.3 STARTUP

When CHIP_EN bit is written high and the EN pin is high, the INTERNAL STARTUP SEQUENCE powers up all the needed internal blocks (VREF, Bias, Oscillator etc.). Startup delay is 500 µs. If the chip temperature rises too high, the Thermal Shutdown (TSD) disables the chip operation and chip waits in STARTUP mode until no thermal shutdown event is present.

8.5.4 NORMAL

During NORMAL mode the user controls the chip using the Control Registers.

8.5.5 POWER SAVE

In POWER SAVE mode analog blocks are disabled to minimize power consumption. (see Automatic Power Save Mode on page 19)

Figure 18. Mode Select

8.6 Charge Pump Operational Description

8.6.1 Overview

The AS3661 includes a pre-regulated switched-capacitor charge pump with a programmable voltage multiplication of 1 and 1.5x. In 1.5x mode by combining the principles of a switched-capacitor charge pump and a linear regulator, it generates a regulated 4.5V output from Li-Ion input voltage range. A two-phase non-overlapping clock generated internally controls the operation of the charge pump. During the charge phase, both flying capacitors (CFLY1 and CFLY2) are charged from input voltage. In the pump phase that follows, the flying capacitors are discharged to output. A traditional switched capacitor charge pump operating in this manner will use switches with very low on-resistance, ideally 0Ω, to generate an output voltage that is 1.5x the input voltage. The AS3661 regulates the output voltage by controlling the resistance of the input-connected pass-transistor switches in the charge pump.

8.6.2 Output Resistance

At lower input voltages, the charge pump output voltage may degrade due to effective output resistance (ROUT) of the charge pump. The expected voltage drop can be calculated by using a simple model for the charge pump illustrated in Figure 20 below.

The model shows a linear pre-regulation block (REG), a voltage multiplier (1.5x), and an output resistance (ROUT). The output resistance models the output voltage drop that is inherent to switched capacitor converters. The output resistance is 3.5Ω (typ.), and it is a function of switching frequency, input voltage, flying capacitors' capacitance value, internal resistances of the switches and ESR of the flying capacitors. When the output voltage is in regulation, the regulator in the model controls the voltage V to keep the output voltage equal to 4.5V (typ.). With increased output current, the voltage drop across ROUT increases. To prevent drop in output voltage, the voltage drop across the regulator is reduced, V increases, and VCP remains at 4.5V. When the output current increases to the point that there is zero voltage drop across the regulator, V equals the input voltage, and the output voltage is "on the edge" of regulation. Additional output current causes the output voltage to fall out of regulation, so that the operation is similar to a basic open-loop 1.5x charge pump. In this mode, output current results in output voltage drop proportional to the output resistance of the charge pump. The out-of-regulation output voltage can be approximated by:

 $VCP = 1.5 \times VIN - IOUT X ROUT.$

8.6.3 Controlling the Charge Pump

The charge pump is controlled with two CP_MODE bits in MISC register (address 36H). When both of the bits are low, the charge pump is disabled and the output voltage is pulled down with an internal 300 kΩ (typ.) resistor. The charge pump can be forced to bypass mode, so that the battery voltage is connected directly to the current sources. In 1.5x mode the output voltage is boosted to 4.5V. In automatic mode the charge pump operation mode is determined by saturation of constant current drivers, like described in chapter LED Forward Voltage Monitoring.

8.6.4 LED Forward Voltage Monitoring

When the charge pump automatic mode selection is enabled, the voltages over the LED drivers LED1 to LED6 are monitored.

Note: Power input for current source outputs LED7, LED8 and LED9 are internally connected to the VBAT pin.

If the LED1 to LED6 drivers do not have enough headroom, the charge pump gain is set to 1.5x. Driver saturation monitor does not have a fixed voltage limit, since saturation voltage is a function of temperature and current. The charge pump gain is set to 1x, when the battery voltage is high enough to supply all LEDs. In automatic gain change mode, the charge pump is switched to bypass mode (1x), when LEDs are inactive for over 50 ms.

8.6.5 Gain Change Hysteresis

The charge pump gain control utilizes digital filtering to prevent supply voltage disturbances (for example, the transient voltage on the power supply during the GSM burst) from triggering unnecessary gain changes. Hysteresis is provided to prevent periodic gain changes, which would occur due to LED driver and charge pump voltage drop in 1x mode. The hysteresis of the gain change is user configurable, default setting is factory programmable. Flexible configuration ensures, that the hysteresis can be minimized or set to desired level in each application. LED forward voltage monitoring and gain control block diagram is shown in Figure 21.

8.6.6 Automatic Power Save Mode

Automatic power save mode is enabled when POWERSAVE_EN bit in register address 36H is '1'. Almost all analog blocks are powered down in power save, if an external clock signal is used. Only the charge pump protection circuits remain active. However, if the internal clock has been selected, only charge pump and LED drivers are disabled during the power save; the digital part of the LED controller needs stay active. In both cases the charge pump enters to the weak 1x mode. In this mode the charge pump utilizes a passive current limited keep-alive switch, which keeps the output voltage at the battery level. During the program execution AS3661 can enter power save if there is no PWM activity in any of the LED driver outputs. To prevent short power save sequences during program execution, AS3661 has an instruction look-ahead filter. During program execution engine 1, engine 2 and engine 3 instructions are constantly analyzed, and if there is time intervals of more than 50ms in length with no PWM activity on LED driver outputs, the device will enter power save. In power save mode program execution continues uninterruptedly. When an instruction that requires PWM activity is executed, a fast internal startup sequence will be started automatically.

8.6.7 PWM Power Save Mode

PWM cycle power save mode is enabled when register 36 bit [2] PWM_PS_EN is set to '1'. In PWM power save mode analog blocks are powered down during the "down time" of the PWM cycle. Blocks that are powered down depends whether external or internal clock is used. While the Automatic Power Save Mode (see above) saves energy when there is no PWM activity at all, the PWM Power Save mode saves energy during PWM cycles. Like the Automatic Power Save Mode, PWM Power Save Mode works also during program execution.

Figure 22. PWM Powersave Principle with external clock (VDD = 3.6V, 50% PWM, I_{LED9}=5mA)

8.7 LED Driver Operational Description

AS3661 LED drivers are constant current sources. The output current can be programmed by control registers up to 25.5 mA. The overall maximum current is set by 8-bit output current control registers with 100 µA step size. Each of the 9 LED drivers has a separate output current control register. The LED luminance pattern (dimming) is controlled with PWM (pulse width modulation) technique, which has internal resolution of 12 bits (8-bit control can be seen by user). PWM frequency is 312 Hz (see Figure 23 on page 20).

Figure 23. LED Pattern and Current Control Principle

LED dimming is controlled according to a logarithmic or linear scale(see Figure 24). Logarithmic or linear scheme can be set for both the program execution engine control and direct PWM control.

Figure 24. Logarithmic vs. Linear Dimming

Note: If the temperature compensation is active, the maximum PWM duty cycle is limited to 50% at +25°C. This is required to allow enough headroom for temperature compensation over the whole temperature range -40 °C to 90°C.

8.7.1 Powering LEDs

Although the AS3661 is very suitable for white LED and general purpose applications, it is particularly well suited to use with RGB LEDs. The AS3661 architecture is optimized for use with three RGB LEDs. Typically, the red LEDs have forward voltages below 2V and thus red LEDs can be powered directly from VBAT. In AS3661 the LED7, LED8 and LED9 drivers are directly powered from the battery voltage (VBAT), not from the charge pump output. The LED1 to LED6 drivers are internally connected to the charge pump output and these outputs can be used for driving green and blue (VF = 2.7V to 3.7V) or white LEDs. Of course, LED7, LED8 and LED9 outputs can be used for green, blue or white LEDs if the VBAT voltage is high enough. An RGB LED configuration example is given in the Typical Applications section.

8.7.2 Controlling the High-side LED Drivers

Direct PWM Control

All AS3661 LED drivers, LED1 to LED9, can be controlled independently through the two-wire serial I²C compatible interface. For each high-side driver there is a PWM control register. Direct PWM control is active by default.

■ Controlling by Program Execution Engines

Engine control is used when the user wants to create programmed sequences. The program execution engine has higher priority than direct control registers. Therefore if the user has set to PWM register a certain value it will be automatically overridden when the program execution engine controls the driver. LED control and program execution engine operation is described in the chapter Control Register Details.

■ Master Fader Control

In addition to LED-by-LED PWM register control, the AS3661 is equipped with so called master fader control, which allows the user to fade in or fade out multiple LEDs by writing to only one register. This is an useful function to minimize serial bus traffic between the MCU and the AS3661. The AS3661 has three master fader registers, so it is possible to form three master fader groups. Master fader control can be used with the engines as well.

8.8 I2C Compatible Control Interface

The AS3661 supports the I^2C bus protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The device that controls the message is called a master. The devices that are controlled by the master are referred to as slaves. A master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions must control the bus. The AS3661 operates as a slave on

the I²C bus. Within the bus specifications a standard mode (100kHz maximum clock rate) and a fast mode (400kHz maximum clock rate) are defined. The AS3661 works in both modes. Connections to the bus are made through the open-drain I/O lines SDA and SCLTable 5

8.8.1 I²**C Address selection**

The slave address can be selected depending on the connection of the two address selection pins ASEL0 and ASEL1. The selected address for reading and writing depending on the state of ASEL0 and ASEL1 can be found inTable 5 below.

Table 5. Chip Address Configuration

The following bus protocol has been defined (Figure 25):

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH are interpreted as control signals.

Accordingly, the following bus conditions have been defined:

8.8.2 Bus Not Busy

Both data and clock lines remain HIGH.

8.8.3 Start Data Transfer

A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.

8.8.4 Stop Data Transfer

A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.

8.8.5 Data Valid

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions are not limited, and are determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit.

8.8.6 Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.

Figure 25. Data Transfer on \hat{f} C Serial Bus

Depending upon the state of the R/W bit, two types of data transfer are possible:

- 1. **Data transfer from a master transmitter to a slave receiver.** The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte. Data is transferred with the most significant bit (MSB) first.
- 2. **Data transfer from a slave transmitter to a master receiver.** The master transmits the first byte (the slave address). The slave then returns an acknowledge bit, followed by the slave transmitting a number of data bytes. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a "not acknowledge" is returned. The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus is not released. Data is transferred with the most significant bit (MSB) first.

The AS3661 can operate in the following two modes:

1. **Slave Receiver Mode (Write Mode):** Serial data and clock are received through SDA and SCL. After each byte is received an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit (see Figure 26). The slave address byte is the first byte received after the master generates the START condition. The slave address byte contains the 7-bit AS3661 address, which is

0110010², followed by the direction bit (R/W), which, for a write, is 0.³ After receiving and decoding the slave address byte the device outputs an acknowledge on the SDA line. After the AS3661 acknowledges the slave address + write bit, the master transmits a register address to the AS3661. This sets the register pointer on the AS3661. The master may then transmit zero or more bytes of data (if more than one data byte is written see also Blockwrite/read boundaries on page 24), with the AS3661 acknowledging each byte received. The

^{2. &#}x27;XXX' depends on the external connection of ASEL0 and ASEL1; see Chip Address Configuration on page 22

^{3.} The address for writing to the AS3661 is 8Xh = 01100100b - see Table 5

address pointer will increment after each data byte is transferred. The master generates a STOP condition to terminate the data write.

2. **Slave Transmitter Mode (Read Mode):** The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit indicates that the transfer direction is reversed. Serial data is transmitted on SDA by the AS3661 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer (Figure 26 and Figure 27). The slave address byte is the first byte received after the master generates a START condition. The slave address byte contains the 7-bit AS3661

address, which is 0110010, followed by the direction bit (R/W), which, for a read, is 1.⁴ After receiving and decoding the slave address byte the device outputs an acknowledge on the SDA line. The AS3661 then begins to transmit data starting with the register address pointed to by the register pointer (if more than one data byte is read see also Blockwrite/read boundaries on page 24). If the register pointer is not written to before the initiation of a read mode the first address that is read is the last one stored in the register pointer. The AS3661 must receive a "not acknowledge" to end a read.

Figure 27. Data Read (Write Pointer, Then Read) - Slave Receive and Transmit

^{4.} The address for read mode from the AS3661 is 8Xh+1 = 01100101b - see Table 5

8.8.7 Program Downloading

First the register page_select is set to the program page, which should be accessed. Then the program page (part of or full page) can be downloaded to the registers Cmd_0_MSB, Cmd_0_LSB, Cmd_1_MSB, Cmd_1_LSB...Cmd_F_MSB, Cmd_F_LSB (I^2C registers area 50h to 6Fh).

Table 6. Page_Select Register

Addr: 4Fh		Page_Select Register					
Bit	Bit Name	Default	Access	Description			
2:0	page_select	000 _b	R/W	Selects program page for download			
				000	page 0 - Addr 00h-0Fh		
				001	page 1 - Addr 10h-1Fh		
				010	page 2 - Addr 20h-2Fh		
				011	page 3 - Addr 30h-3Fh		
				100	page 4 - Addr 40h-4Fh		
				101	page 5 - Addr 50h-5Fh		
				110	don't use		
				111	don't use		

8.9 Register Set

The AS3661 is controlled by a set of registers through the two wire serial interface port. Some register bits are reserved for future use. Table below lists device registers, their addresses and their abbreviations. A more detailed description is given in chapter Control Register Details.

Table 7. Description of Registers

Hex Address	Register Name	Bit(s)	Type	Default Value After Reset	Description			
$00\,$	ENABLE / ENGINE CNTRL ₁	[6]	R/W	x0xxxxxx	CHIP_EN			
					Ω	AS3661 not enabled		
					1	AS3661 enabled		
		[5:4]		xx00xxxx	ENGINE1_EXEC Engine 1 program execution control			
		[3:2]		xxxx00xx	ENGINE2 EXEC Engine 2 program execution control			
		[1:0]		xxxxxx00		ENGINE3 EXEC Engine 3 program execution control		
01	ENGINE CNTRL2	[5:4]	R/W	xx00xxxx		ENGINE1_MODE ENGINE 1 mode control		
		[3:2]		xxxx00xx	ENGINE2 MODE ENGINE 2 mode control			
		[1:0]		xxxxxx00		ENGINE3 MODE ENGINE 3 mode control		
02	OUTPUT DIRECT/ RATIOMETRIC MSB	[0]	R/W	xxxxxxx0	LED9 RATIO EN Enables ratiometric dimming for LED9 output			

8.10 Control Register Details

8.10.1 ENABLE/ ENGINE CONTROL1

This register controls the startup of the chip and the program execution modes for each program execution engine.

Table 8. ENABLE / ENGINE CNTR 1 Register

	Register: 0x00	ENABLE / ENGINE CNTR1				
Bit	Bit Name	Default	Access	Bit Description		
6	CHIP_EN	Ω	R/W	0: Standby mode is entered. Still, control registers can be written or read, excluding bits [5:0] in reg 00 (this register), registers 16h to 1E (LED PWM registers) and 37h to 39h (program counters). 1: internal startup sequence powers up all the needed internal blocks and the device enters normal mode.		
5:4 ENGINE1_EXEC				The engine 1 program execution control register bits define how the program is executed. Program start address can be programmed to program counter (PC) register 0x37.		
				00: Hold causes the execution engine to finish the current instruction and then stop. Program counter (PC) can be read or written only in this mode.		
		$00\,$	R/W	01: Execute the instruction at the location pointed by the PC, increment the PC by one and then reset ENG1_EXEC bits to 00 (i.e. enter hold).		
				10: Start program execution from the location pointed by the PC. This mode is also called "Free Run" mode.		
				11: Execute the instruction pointed by the current PC value and reset ENG1_EXEC to 00 (i.e. enter hold). The difference between step and execute once is that execute once does not increment the PC.		

Table 8. ENABLE / ENGINE CNTR 1 Register

8.10.2 ENGINE CNTRL2

The AS3661 supports up to four different operation modes which are defined in these registers.

Disabled: Engines can be configured to disabled mode each one separately.

Load program: Writing to program memory is allowed only when the engine is in load program operation mode and engine busy bit (reg 3A) is not set. Serial bus master should check the busy bit before writing to program memory. All the three engines are in hold while one or more engines are in load program mode. PWM values are frozen, also. Program execution continues when all the engines are out of load program mode. Load program mode resets the program counter of the respective engine. Load program mode can be entered from the disabled mode only. Entering load program mode from the run program mode is not allowed.

Run Program: Run program mode executes the instructions stored in the program memory. Execution register (ENG1_EXEC etc.) bits define how the program is executed (hold, step, free run or execute once). Program start address can be programmed to the Program Counter (PC) register. The Program Counter is reset to zero when the PC's upper limit value is reached.

Halt: Instruction execution aborts immediately and engine operation halts.
Table 9. ENGINE CNTRL2 Register

8.10.3 OUTPUT DIRECT/RATIOMETRIC MSB and LSB

A particular feature of the AS3661 is the ratiometric up/down dimming of the RGB-LEDs. In other words, the LED driver PWM output will vary in a ratiometric manner. By a ratiometric approach the emitted color of an RGB–LED remains the same regardless of the initial magnitudes of the R/G/B PWM outputs. For example, if the PWM output of the red LED output is doubled, the output of green LED is doubled also.

Table 10. OUTPUT DIRECT / RATIOMETRIC MSB Register

Register: 0x02		OUTPUT DIRECT/RATIOMETRIC MSB			
Bit	Bit Name	Default	Access	Bit Description	
0	LED9 RATIO EN		R/W	0: Disables ratiometric dimming for LED9 output.	
				1: enables ratiometric dimming for LED9 output.	

Table 11. OUTPUT DIRECT / RATIOMETRIC LSB Register

0 | LED1_RATIO_EN

0 R/W

Table 11. OUTPUT DIRECT / RATIOMETRIC LSB Register

8.10.4 OUTPUT ON/OFF CONTROL MSB and LSB

The following two registers allow the user to switch all nine current sources independently from each other on and off. Please mind that this selection will be overridden if a current source is selected by one of the program execution engines.

0: Disables ratiometric dimming for LED1 output. 1: enables ratiometric dimming for LED9 output.

Table 12. OUTPUT ON/OFF CONTROL MSB Register

Register: 0x04		OUTPUT ON/OFF CONTROL MSB			
Bit	Bit Name	Default	Access	Bit Description	
	LED9 ON		R/W	0: LED9 output off.	
				1: LED9 output on.	

Table 13. OUTPUT ON/OFF CONTROL LSB Register

8.10.5 LEDx Control

These registers are used to assign the any current source output to the MASTER FADER group 1, 2, or 3, or none of them. Also, the registers set the slope of the current sources output temperature compensation line and selects between linear and logarithmic PWM brightness adjustment. By using logarithmic PWM-scale the visual effect looks like linear. When the logarithmic adjustment is enabled, the chip handles internally PWM values with 12-bit resolution. This allows very fine-grained PWM control at low PWM duty cycles. If a MASTER FADER is selected for an output, the duty cycle on the output will be LED1 PWM register value (address 0x16) multiplied with the value in the MASTER FADER register.

Besides the LED mapping and linear or logarithmic selection it is also possible to do a temperature compensation for each output separately. The PWM duty cycle at temperature T (in centigrade) can be obtained as follows: PWMF = [PWMS - (25 - T) * slope * PWMS] / 2, where PWMF is the final duty cycle at temperature T, PWMS is the set PWM duty cycle (PWM duty cycle is set in registers 16H to 1EH) and the value of the correction factor is obtained from Table 8.

For example, if the set PWM duty cycle in register 16H is 90%, temperature T is -10°C and the chosen s lope is +1.5 1/ °C, the final duty cycle PWMF for LED1 output will be $[90\% - (25\text{°C} - (-10\text{°C}))^*$ 1.5 1/°C $*$ 90%]/2 = $[90\% - 35\degree]$ 1.5 $*$ 90%]/2 = 21.4%. Default setting 00000 means that the temperature compensation is non-active and the PWM output (0 to 100%) is set solely by PWM registers LED1 PWM to LED9 PWM.

Register: 0x06		LED1 CONTROL				
Bit	Bit Name	Default	Access	Bit Description		
7:6	LED1 MAPPING			This register defines the mapping of LED1 output to the master faders. The faders can either be used for dimming several LEDs in parallel or for ratiometric control of the output.		
		00	R/W	00: no master fader selected		
				01: MASTER FADER 1 controls LED1 output		
				10: MASTER FADER 2 controls LED1 output		
				11: MASTER FADER 3 controls LED1 output		
5	LED1_LOG_EN		R/W	This bit is effective for both, program execution engine and direct PWM control.		
		$\mathbf 0$		0: linear adjustment.		
				1: logarithmic adjustment.		
4:0	LED1 TEMP COMP			The reference temperature is $+25\mathcal{C}$ (i.e. the temper ature at which all slope settings have no effect) and the temperature coefficient (slope) can be set in 0.1 1/°C steps to any value between -1.5 1/ $\mathbb C$ and +1.5 1/ $\mathbb C$, with a default to 0.0 1/ $\mathbb C$		
				11111: -1.5 1/C		
		0 0000	R/W	11110: -1.4 1/C		
				00000: temperature compensation not activated		
				\cdots $01110: +1.4$ 1/°C		
				$01111: +1.51$ /C		

Table 14. LED1 CONTROL Register

Table 16. LED3 CONTROL Register

Table 17. LED4 CONTROL Register

Table 19. LED6 CONTROL Register

Table 20. LED7 CONTROL Register

Table 22. LED9 CONTROL Register

8.10.6 LEDx PWM

This is the PWM duty cycle control for LED1 to LED9 output. The PWM registers are effective during direct control operation. Direct PWM control is active after power up by default.

- **Note:** Serial bus address auto increment is not supported for register addresses from 16 to 1E.
- **Note:** If the temperature compensation is active, the maximum PWM duty cycle is 50% at +25°C. This is require d to allow enough headroom for temperature compensation over the temperature range -40 °C to 90°C.

Table 24. LED2 PWM Register

Table 25. LED3 PWM Register

Table 26. LED4 PWM Register

Table 27. LED5 PWM Register

Table 28. LED6 PWM Register

Table 29. LED7 PWM Register

Table 30. LED8 PWM Register

Table 31. LED9 PWM Register

8.10.7 LEDx CURRENT CONTROL

With the following register it is possible to control the output current of each current source separately. The resolution of the current sources is 8-bit which gives a step size is 100 µA with a maximum output current of 25.5mA per current source.

Table 32. LED1 CURRENT CONTROL Register

Register: 0x26		LED1 CURRENT CONTROL			
Bit	Bit Name	Default	Access	Bit Description	
7:0	LED1 CURRENT			This register controls the output current of current source LED1 in 100µA steps from 0µA up to 25.5mA.	
				0000 0000: 0mA	
				0000 0001: 0.1mA	
		1010 1111	R/W	\cdots	
				1010 1111: 17.5mA	
				\cdots	
				1111 1110: 25.4mA	
				1111 1111: 25.5mA	

Table 33. LED2 CURRENT CONTROL Register

Table 34. LED3 CURRENT CONTROL Register

Table 35. LED4 CURRENT CONTROL Register

Table 36. LED5 CURRENT CONTROL Register

Table 37. LED6 CURRENT CONTROL Register

Table 38. LED7 CURRENT CONTROL Register

Table 39. LED8 CURRENT CONTROL Register

Table 40. LED9 CURRENT CONTROL Register

8.10.8 MISC

This register contains miscellaneous control bits like the clock detection. Program execution is clocked with internal 32.7 kHz clock or with external clock. External clock can be used if a clock signal is present on CLK-pin. The external clock frequency must be 32.7 kHz in oder to meet the timing specifications of the datasheet and for correct operation. If a higher or a lower frequency is used, it will affect on the program execution engine operation speed. The detector block does not limit the maximum frequency. External clock status can be checked with read only bit EXT_CLK_USED in register address 3A, when the external clock detection is enabled (Bit [1] CLK_DET_EN = high).

If external clock is not used in the application, CLK pin should be connected to GND to avoid oscillation on this pin and extra current consumption.

Table 41. OUTPUT ON/OFF CONTROL LSB Register

8.10.9 ENGINEx PC

The program counter defines the starting value for each program execution engine. It can be any value between 000 0000 to 101 1111. The maximum value depends on program memory allocation between the three program execution engines.

Table 42. ENGINE1 PC Register

Register: 0x37		ENGINE1 PC			
Bit	Bit Name	Default	Access	Bit Description	
6:0	ENGINE1 PC	000 0000	R/W	Program counter value for execution engine1 from 000 0000 to 101 1111 depending on the memory allocation of the application.	

Table 43. ENGINE2 PC Register

Table 44. ENGINE3 PC Register

8.10.10 STATUS/INTERRUPT

This register contains several status and interrupt registers.

Table 45. STATUS / INTERRUPT Register

8.10.11 GPO

AS3661 has one General Purpose Output pin (GPO). Status of the pin can be controlled with this register. Also, INT pin can be configured to function as a GPO by setting the bit EN_GPO_INT. When INT is configured to function as a GPO, output level is defined by the VBAT voltage.

When INT pin's GPO function is disabled, it operates as an open drain pin. INT signal is active low, i.e. when interrupt signal is send, the pin is pulled to GND. External pull-up resistor is needed for proper functionality.

Table 46. GPO Register

	Register: 0x3B	GPO			
Bit	Bit Name	Default	Access	Bit Description	
\mathcal{P}	INT CONF		R/W	This bit defines the function of GPO pin. It can either be configures as interrupt pin or as general purpose output pin.	
		Ω		0: INT pin is set to function as an interrupt pin.	
				1: INT pin is configured to function as a GPO.	
1	GPO		R/W	This register controls the state of pin GPO.	
		Ω		0: GPO pin state is low.	
				1: GPO pin state is high. GPO pin is a digital CMOS output, and no pulldown resistor is needed.	
Ω	INT_GPO	Ω	R/W	If INT pin is defined as general purpose output (INT_CONF bit) must be set to"1"), it is possible to control the INT pin with this bit.	
				0: INT pin state is low (if $INT_CONF = 1$).	
				1: INT pin state is high (if INT CONF = 1).	

8.10.12 VARIABLE

The variable can be sued to store data in order to control for example the data flow.

Table 47. GPO Register

8.10.13 RESET

Table 48. RESET Register

8.10.14 TEMP ADC CONTROL

Table 49. TEMP ADC CONTROL Register

8.10.15 TEMPERATURE READ

Table 50. TEMPERATURE READ Register

Note: When writing temperature data outside the range of the temperature compensation: Values greater than 89°C will be set to 89°C; values less than -38°C will be set to -38°C.

8.10.16 TEMPERATURE WRITE

Note: When writing temperature data outside the range of the temperature compensation: Values greater than 89°C will be set to 89°C; values less than -38°C will be set to -38°C.

8.10.17 LED TEST CONTROL

Table 52. LED TEST CONTROL Register

8.10.18 LED TEST ADC

Table 53. LED TEST ADC Register

8.10.19 ENGINE1 VARIABLE A

Table 54. ENGINE1 VARIABLE A Register

8.10.20 ENGINE2 VARIABLE A

Table 55. ENGINE2 VARIABLE A Register

8.10.21 ENGINE3 VARIABLE A

Table 56. ENGINE3 VARIABLE A Register

8.10.22 MASTER FADER1

8.10.23 49 MASTER FADER2

8.10.24 4A MASTER FADER3

Table 59. MASTER FADER3 Register

8.10.25 ENG1 PROG START ADDR

Table 60. ENG1 PROG START ADDR Register

8.10.26 ENG2 PROG START ADDR

Table 61. ENG2 PROG START ADDR Register

8.10.27 ENG3 PROG START ADDR

Table 62. ENG2 PROG START ADDR Register

8.10.28 PROG MEM PAGE SELECT

Table 63. PROG MEM PAGE SEL Register

8.10.29 ENG1 MAPPING MSB

Table 64. ENG1 MAPPING MSB Register

8.10.30 71H ENG1 MAPPING LSB

Table 65. ENG1 MAPPING LSB Register

8.10.31 ENG2 MAPPING MSB

Table 66. ENG2 MAPPING MSB Register

8.10.32 ENG2 MAPPING LSB

Table 67. ENG2 MAPPING LSB Register

8.10.33 ENG3 MAPPING MSB

Table 68. ENG3 MAPPING MSB Register

r

8.10.34 ENG3 MAPPING LSB

Table 69. ENG3 MAPPING LSB Register

8.10.35 GAIN CHANGE CTRL

With hysteresis and timer bits the user can optimize the charge pump performance to better meet the requirements of the application at hand. Some applications need to be optimized for efficiency and others need to be optimized for minimum EMI, for example.

Table 70. GAIN CHANGE CTRL Register

	Register: 0x76	GAIN CHANGE CTRL				
Bit	Bit Name	Default	Access	Bit Description		
7:6	TRESHOLD	00	R/W	Bits set the threshold voltage at which the charge pump gain changes from 1.5x to 1x. The threshold voltage is defined as the voltage difference between highest voltage output (LED1 to LED6) and input voltage VBAT: VTRESHOLD = VBAT - MAX (voltage on LED1 to LED6). If VTRESHOLD is larger than the set value (100mV to 400mV), the charge pump is in 1x mode.		
				00: 400mV		
				01:300mV		
				10:200mV		
				11:100mV		
5	ADAPTIVE_ TRESH_EN	Ω	R/W	Gain change hysteresis prevents the mode from toggling back and forth (1x -> $1.5x - 1x$), which would cause ripple on VIN and LED flicker. When the adaptive threshold is enabled, the width of the hysteresis region depends on the choice of TRESHOLD bits (see above), saturation of the current sources, charge pump load current, PWM overlap and temperature.		
				0: Adaptive threshold disabled.		
				1: Adaptive threshold enabled.		
4:3	TIMER	$00\,$	R/W	A forced mode change from 1.5x to 1.0x is attempted at the interval specified with these bits. Mode change is allowed if there is enough voltage over the LED drivers to ensure proper operation. Set FORCE_1x to "1" (see below) to activate this feature.		
				00: 5ms		
				01:10ms		
				10:50ms		
				11: infinite		
$\overline{2}$	FORCE_1x	0	R.	Activates forced mode change. In forced mode charge pump mode change from 1.5x to 1x is attempted at the interval specified with the TIMER bits.		
				0: forced mode changes disabled.		
				1: forced mode changes disabled.		

Note: Values above are typical and should not be used as product specification. Writing to TRESHOLD [7:6] bits by the user overrides factory settings. Factory settings aren't user accessible.

8.11 Instruction Set

AS3661 has three independent programmable execution engines. All the program execution engines have their own program memory block allocated by the user.

Note that in order to access program memory enables synchronization of LED timing to the external clock signal.

Supported instruction set is listed in the tables below:

1. This opcode is used with numerical operands.

2. This opcode is used with variables.

Table 72. LED Mapping Instructions

www.austriamicrosystems.com

Table 72. LED Mapping Instructions

Table 73. Branch Instructions

1. This opcode is used with numerical operands.

2. This opcode is used with variables.

Note: x stands for 'don't care'

65 - 85

1. This opcode is used with numerical operands.

2. This opcode is used with variables.

www.austriamicrosystems.com

8.12 LED Driver Instructions

8.12.1 RAMP (Numerical Operands)

This is the instruction useful for smoothly changing from one PWM value into another PWM value on the LED1 to LED9 outputs, in other words generating ramps (with a negative or positive slope). AS3661 allows programming very fast and very slow ramps. Ramp instruction generates a PWM ramp, using the effective PWM value as a starting value. At each ramp step the output is incremented /decremented by one unit, unless the step time span is 0 or # of increments is 0. Time span for one ramp step is defined with prescale -bit [14] and step time -bits [13:9]. Prescale = 0 sets 0.49 ms cycle time and prescale = 1 sets 15.6 ms cycle time; so the minimum time span for one step is 0.49 ms (prescale $*$ step time span = 0.49ms x 1) and the maximum time span is 15.6 ms x 31 = 484ms/step If all the step time bits [13:9] are set to zero, output value is incremented / decremented during one prescale on the whole. Number of increment's value defines how many steps will be taken during one ramp instruction: Increment maximum value is 255d, which corresponds increment from zero value to the maximum value. If PWM reaches minimum/maximum value (0/255) during the ramp instruction, ramp instruction will be executed to the end regardless of saturation. This enables ramp instruction to be used as a combined ramp & wait instruction. Ramp instruction is the wait instruction when the increment bits [7:0] are set to zero.

COMPILER COMMAND SYNTAX: RMP, prescale[1], step time[4], sign[1], number of increments[8];

Table 75. RMP Parameter Description

8.12.1.1 RMP Application Example

Let's say that the LED dimming is controlled according to the linear scale and effective PWM value at the moment t=0 is 140d (-55%), as shown in the figure below, and we want to reach a PWM value of 148d (-58%) at the moment t = 1.5s. The parameters for the RAMP instruction will be:

- Prescale = 1 (15.625 ms cycle time)
- Step time = 12 (step time span will be $12*15.625$ ms = 187.5 ms)
- \blacksquare Sign = 0 (increase PWM output)
- Number of increments = 8 (take 8 steps)

COMPILER COMMAND SYNTAX EXAMPLE: RMP, 1, 12, 0, 8;

Figure 29. RAMP Instruction Example

8.12.2 RAMP (Variables)

Programming ramps with variables is very similar to programming ramps with numerical operands. The only difference is that step time and number of increments are captured from variable registers, when the instruction execution is started. If the variables are updated after starting the instruction execution, it will have no effect on instruction execution. Again, at each ramp step the output is incremented/decremented by one unless step time is 0 or increment is 0. Time span for one step is defined with prescale and step time bits. Step time is defined with variable A, B, C or D. Variables A, B and C are set with ld-instruction. Variable D is a global variable and can be set by writing the VARIABLE register (address 0x3C). LED TEST ADC register (address 0x42) can be used as a source for the variable D, as well. Note: Variable A is the only local variable which can be read throughout the serial bus. Of course, the variable stored in 3CH can be read (and written), too. Setting register 0x06, 0x07, or 0x08 bit LOG_EN high/low sets logarithmic (1) or linear ramp (0). By using the logarithmic ramp setting the visual effect appears like a linear ramp, because the human eye behaves in a logarithmic way.

COMPILER COMMAND SYNTAX: RWV, prescale[1], sign[1], step time[2], number of increments[2];

Name	Value	Description			
	0		Divides master clock (32 768 Hz) by $16 = 2048$ Hz -> 0.488 ms cycle time		
prescale	1		Divides master clock (32 768 Hz) by $512 = 64$ Hz \rightarrow 15.625 ms cycle time		
	Ω		Increase PWM output		
sign	1		Decrease PWM output		
	$\overline{2}$ $0 - 3$ 3 4		One ramp increment done in (step time) x (prescale). Step time is loaded with the value (5 LSB bits) of the variable defined below.		
			local variable A		
			local variable B		
step time			local variable C		
			register address 3CH variable D value, or register address 42H value.		
			The value of the variable should be from 00001b to 11111b (1d to 31d) for correct operation.		

Table 76. RWV Parameter Description

8.12.2.1 RWV Application Example

Let's say that the LED dimming is controlled according to the linear scale and effective PWM value at the moment t=0 is 0d (0%,) and we want to reach a PWM value of 255d (100%) at the moment $t = 3s$. The parameters for the RAMP instruction will be:

- Prescale = 0 (0.488 ms cycle time)
- Step time = 4 (use variable D in register 0x3C with a value of 24d)
- \blacksquare Sign = 0 (increase PWM output)
- Number of increments = 0 (use local variable A which must be loaded with the value 255d)

COMPILER COMMAND SYNTAX EXAMPLE: RMP, 0, 0, 4, 0;

The example above gives us a ramp time of 2.987s (tr = 0.488 ms $*$ 24 $*$ 255).

8.12.3 SET PWM (Numerical Operands)

This instruction is used for setting the PWM value on the outputs LED1 to LED9 without any ramps. Set PWM output value from 0 to 255 with PWM value bits [7:0]. Instruction execution takes sixteen 32 kHz clock cycles (=488µs) .

COMPILER COMMAND SYNTAX: SPW, PWM Value[8];

Table 77. SPW Parameter Description

8.12.3.1 SPW Application Example

The SPW command can be used to set the PWM duty cycle of the program execution engine. In the following example we want to set the duty cycle of the PWM output to 55% like in the ramp example in the previous section. The right PWM value can be calculated with the following formula:

PWM value = (Duty Cycle * 255 / 100) = 55% * 255 / 100 = 140.

The predefined PWM value can be used as a starting point for dimming LEDs for example.

COMPILER COMMAND SYNTAX: SPW, 140;

8.12.4 SET PWM (Variables)

This instruction is used for setting the PWM value on the outputs LED1 to LED9 without any ramps. In comparison to the SPW command, this command is in combination with variables similar to the RWM example in one of the previous sections.

COMPILER COMMAND SYNTAX: SPV, Variable[2];

Table 78. SPW Parameter Description

Name	Value	Description		
		0	local variable A	
Variable	$0 - 3$		local variable B	
		ົ	global variable C	
		3	register address 3CH variable D value, or register address 42H value.	

8.12.4.1 SPV Application Example

The purpose of the SPV command is basically the same one like with the SPW command in the previous section. The only difference is that this command allows the user the control the PWM duty cycle with the variables of the chip.

COMPILER COMMAND SYNTAX EXAMPLE: SPW, 0;

The example above shows the control of the duty cycle with the local variable A. If the local variable is for example loaded with a value of 100, the duty cycle of the PWM output is set to 39.2%.

8.12.5 WAIT

When a wait instruction is executed, the engine is set in a wait status and the PWM values on the outputs are frozen. This can be used for example to keep the LEDs enabled for a certain period of time before another up/down dimming process is being initiated.

COMPILER COMMAND SYNTAX: WAIT, prescale[1], time[5];

Table 79. WAIT Parameter Description

Name	Value	Description
Pre-scale		Divide master clock (32 768 Hz) by 16 which means 0.488 ms cycle time.
		Divide master clock (32 768 Hz) by 512 which means 15.625 ms cycle time.
time	$1 - 31$	Total wait time will be $=$ (time) x (prescale). Maximum 484 ms, minimum 0.488 ms.

8.12.5.1 WAIT Application Example

In the example shown below we want to have a target wait time of 125ms after dimming up the LEDs. In order to get the 100ms delay we select a prescaler value "1", which gives a cycle time of 15.625ms. If we divide the 100ms by the cycle time we get the right value for the time parameter which is 8.

COMPILER COMMAND SYNTAX EXAMPLE: WAIT, 1, 8;

8.13 LED Mapping Instructions

These instructions define the engine-to-LED mapping. The mapping information is stored in a table, which is stored in the SRAM (program memory of the AS3661). AS3661 has three program execution engines which can be mapped to 9 LED drivers or to one GPO pin. One engine can control one or multiple LED drivers. The first part of the program memory of AS3661is usually used for LED driver programs of each sequencer. The LED mapping is usually put at the end of the program memory where the programmable multiplexer, shown in the block diagram below, gets the information which LED must be connected to what sequencer output.

In order to control and define the mapping of the LEDs there are totally eleven instructions for the engine-to-LED-driver control: mux_ld_start, mux_map_start, mux_ld_end, mux_sel, mux_clr, mux_map_next, mux_map_prev, mux_ld_next, mux_ld_prev, mux_ld_addr and mux_map_addr. With these instructions it is also possible to change the LED mapping from one mapping to another mapping, which has been defined in the LED mapping table, forth and back to create again more complex light patterns.

8.13.1 MUX_LD_START

Mux_ld_start defines the start of the mapping table location in the memory.

COMPILER COMMAND SYNTAX: MLS, SRAM address[7];

Table 80. MLS Parameter Description

8.13.1.1 MLS Application Example

In this example we want to set the start address for the LED mapping table to 80d.

COMPILER COMMAND SYNTAX EXAMPLE: MLS, 80;

8.13.2 MUX_LD_END

Mux_ld_end defines the end of the mapping table location in the memory. It is very important to define the end address of the mapping table, otherwise it could happen if you use relative mapping commands, that the address pointer points to a position outside the mapping table due to the missing end address.

COMPILER COMMAND SYNTAX: MLE, SRAM address[7];

Table 81. MLE Parameter Description

8.13.2.1 MLE Application Example

In this example we want to set the end address for the LED mapping table to 85d.

COMPILER COMMAND SYNTAX EXAMPLE: MLE, 85;

8.13.3 MUX_MAP_START

Mux map start defines the mapping table start address in the memory and the first row of the table will be activated (mapped) at the same time.

COMPILER COMMAND SYNTAX: MMP, SRAM address[7];

Table 82. MMP Parameter Description

8.13.3.1 MMP Application Example

In the example we would like to set the start address to 80d. In addition to the definition of the start address of the mapping table the first LED mapping defined at address 80d gets activated. The difference to the MUSX_LD_START command, described in one of the previous sections, is that it only defines the start address without activating the LED mapping.

COMPILER COMMAND SYNTAX EXAMPLE: MMP, 80;

8.13.4 MUX_SEL

With mux sel instruction one, and only one, LED driver (or the GPO-pin) can be connected to a program execution engine. Connecting multiple LEDs to one engine is done with the mapping table. After the mapping has been released from an LED, PWM register value will still control the LED brightness. If the mapping is released from the GPO pin, serial bus control takes over the GPO state.

COMPILER COMMAND SYNTAX: MSL, LED Select[6]

Name	Value	Description					
LED Select	$0 - 16$	0	no drivers selected				
			LED1 selected				
		2	LED ₂ selected				
		16	GPO				

Table 83. MSL Parameter Description

8.13.4.1 MSL Application Example

In this example we would like to use the MSL command to map a single LED to a execution engine. Usually we do this with the mapping table but in case we want to use only a single LED on one sequencer it is possible to use the MSL command. The example command below shows the mapping of LED2 to the program execution engine.

COMPILER COMMAND SYNTAX EXAMPLE: MSL, 2;

8.13.5 MUX_CLR

Mux_clr clears engine-to-driver mapping. After the mapping has been released from an LED, PWM register value will still control the LED brightness. If the mapping is released from the GPO pin, serial bus control takes over the GPO state.

COMPILER COMMAND SYNTAX: MCL;

This command doesn't support any parameters.
8.13.6 MUX_MAP_NEXT

This instruction sets the next row active in the mapping table each time it is called. For example, if the 1st row is active at this moment, after mux map next instruction call the 2rd row will be active like in the block diagram shown in Figure 32 below.

Figure 32. MUX_MAP_NEXT Command

If the mapping table end address is reached, activation will roll to the mapping table start address next time when the mux_map_next instruction is called. Engine will not push a new PWM value to the LED driver output before set_pwm or ramp instruction is executed. If the mapping has been released from an LED, the value in the PWM register will still control the LED brightness. If the mapping is released from the GPO pin, serial bus control takes over the GPO state.

COMPILER COMMAND SYNTAX: MMN;

This command doesn't support any parameters.

8.13.7 MUX_MAP_PREV

This instruction sets the previous row active in the mapping table each time it is called. For example, if the 3rd row is active at this moment, after mux_map_prev instruction call the 2nd row will be active like in block diagram shown in Figure 33 below.

Figure 33. MUX_MAP_PREV Command

Figure 34.

If the mapping table start address is reached, activation will roll to the mapping table end address next time the mux_map_prev instruction is called. Engine will not push a new PWM value to the LED driver output before set_pwm or ramp instruction is executed. If the mapping has been released from an LED, the value in the PWM register will still control the LED brightness. If the mapping is released from the GPO pin, serial bus control takes over the GPO state.

COMPILER COMMAND SYNTAX: MMP;

This command doesn't support any parameters.

8.13.8 MUX_LD_NEXT

Similar than the mux_map_next instruction, but only the index pointer will be set to point to the next row i.e. no mapping will be set and the engine-to-LED-driver connection will not be updated.

COMPILER COMMAND SYNTAX: MLN;

This command doesn't support any parameters.

8.13.9 MUX_LD_PREV

Similar than the mux_map_prev instruction, but only the index pointer will be set to point to the previous row i.e. no mapping will be set and the engine-to-LED-driver connection will not be updated.

COMPILER COMMAND SYNTAX: MLP;

This command doesn't support any parameters.

8.13.10 MUX_MAP_ADDR

Mux map addr sets the index pointer to point the mapping table row defined by bits [6:0] and sets the row active. Engine will not push a new PWM value to the LED driver output before set pwm or ramp instruction is executed. If the mapping has been released from an LED, the value in the PWM register will still control the LED brightness. If the mapping is released from the GPO pin, serial bus control takes over the GPO state

COMPILER COMMAND SYNTAX: MMA, SRAM address[7];.

Table 84. MMA Parameter Description

8.13.10.1 MMA Application Example

In this example we asume the we have aleady defined the start and end address of the LED mapping table. Now we want to set address 83d within the address range of the map table active.

COMPILER COMMAND SYNTAX EXAMPLE: MMA, 83;

8.13.11 MUX_LD_ADDR

Mux Id addr sets the index pointer to point the mapping table row defined by bits [6:0], but the row will not be set active.

COMPILER COMMAND SYNTAX: MLA, SRAM address;

Table 85. MLA Parameter Description

8.14 Branch Instructions

8.14.1 RST

RST instruction resets Program Counter register (address 37H, 38H, or 39H) and continues executing the program from the program start address defined in 4C-4E. Instruction takes sixteen 32 kHz clock cycles.

COMPILER COMMAND SYNTAX: RST;

This command doesn't support any parameters.

Note: The default value for all program memory registers is 0000H, which is the RST instruction.

8.14.2 BRANCH (Numerical)

Branch instruction is mainly indented for repeating a portion of the program code several times. Branch instruction loads step number value to program counter. Loop count parameter defines how many times the instructions inside the loop are repeated. AS3661 supports nested looping i.e. loop inside loop. The number of nested loops is not limited. Instruction takes sixteen 32 kHz clock cycles.

COMPILER COMMAND SYNTAX: BRN, loop count[6], step number[7];

Table 86. BRN Parameter Description

Name	Accepted Value	Description
loop count	0-63	The number of loops to be done. 0 means an infinite loop
step number	$0 - 95$	The step number to be loaded to program counter

8.14.2.1 BRN Application Example

In this application example we would like to create an infinite loop, which means the loop will never stop. The code we want to repeat has a start address of 10d. At the end of the code we want to repeat we put the BRN command with the program counter address 10d. Once the program execution engine executes the BRN command the program counter jumps back to address 10d and starts executing the code from this address until it reaches again the BRN command.

COMPILER COMMAND SYNTAX: EXAMPLE: BRN, 0, 10;

8.14.3 BRANCH (Variables)

The BRANCH command for variables has basically the same functionality like the numerical command. The only difference is that the loop count is controlled with variables instead of having a fixed number.

COMPILER COMMAND SYNTAX: BRV, step number[7], loop count[2];

Table 87. BRN Parameter Description

Name	Accepted Value	Description		
step number	$0 - 95$	The step number to be loaded to program counter		
loop count	$0 - 3$	Selects the variable for step number value. Step number is loaded with the value of the variable defined below		
		0	local variable A	
			local variable B	
		2	local variable C	
		3	register address 3CH variable D value, or register address 42H value	

8.14.4 INT

Send interrupt to processor by pulling the INT pin down and setting corresponding status bit high. Interrupt can be cleared by reading interrupt bits in STATUS/INTERRUPT register at address 3A.

COMPILER COMMAND SYNTAX: INT;

This command doesn't support any parameters.

8.14.5 END

End program execution. Instruction takes sixteen 32 kHz clock cycles.

COMPILER COMMAND SYNTAX: END, int[1], Reset[1];

Table 88. END Parameter Description

8.14.5.1 END Application Example

The example code below sends an interrupt to the processor and resets the program counts to 0. The program execution engine is set on hold.

COMPILER COMMAND SYNTAX EXAMPLE: END, 1, 0;

8.14.6 TRIGGER

Wait or send triggers can be used to e.g. synchronize operation between the program execution engines. Send trigger instruction takes sixteen 32 kHz clock cycles and wait for trigger takes at least sixteen 32 kHz clock cycles. The receiving engine stores the triggers which have been sent. Received triggers are cleared by wait for trigger instruction. Wait for trigger instruction is executed until all the defined triggers have been received (note: several triggers can be defined in the same instruction).

External trigger input signal must stay low for at least two 32 kHz clock cycles to be executed. Trigger output signal is three 32 kHz clock cycles long. External trigger signal is active low, i.e. when trigger is send/received the pin is pulled to GND. Sent external trigger is masked, i.e. the device which has sent the trigger will not recognize it. If send and wait external trigger are used on the same instruction, the send external trigger is executed first, then the wait external trigger.

COMPILER COMMAND SYNTAX: TRG, wait for trigger[6], send a trigger[6]

Table 89. TRG Parameter Description

8.14.6.1 TRG Application Example

In this example we want to wait/receive a trigger from program execution engine 1.

COMPILER COMMAND SYNTAX EXAMPLE: TRG, 2, 0;

8.14.7 JNE/JL/JGE/JE

AS3661 instruction set includes the following conditional jump instructions: jne (jump if not equal); jge (jump if greater or equal); jl (jump if less); je (jump if equal). If the condition is true a certain number of instructions will be skipped (i.e. the program jumps forward to a location relative to the present location). If condition is false then the next instruction will be executed.

COMPILER COMMAND SYNTAX: JNE, number of instructions...[5], Variable1[2], Variable2[2];

COMPILER COMMAND SYNTAX: JL, number of instructions...[5], Variable1[2], Variable2[2];

COMPILER COMMAND SYNTAX: JGE, number of instructions...[5], Variable1[2], Variable2[2];

COMPILER COMMAND SYNTAX: JE, number of instructions...[5], Variable1[2], Variable2[2];

Table 90. JNE/JL/JGE/JE Parameter Description

8.14.7.1 JNE Application Example

In the following example we compare local variable A with local variable B. If the value of the two registers is not equal the command will skip three instructions.

COMPILER COMMAND SYNTAX EXAMPLE: JNE, 3, 0,1;

8.15 Arithmetic Instructions

8.15.1 LD

This instruction is used to assign a value into a variable; the previous value in that variable is overwritten. Each of the engines have two local variables, called A and B. The variable C is a global variable which is shared with all three program execution engines.

COMPILER COMMAND SYNTAX: LD, Target Variable[2];

Table 91. LD Parameter Description

8.15.1.1 LD Application Example

In this example we want to load variable B with a value of 100;

COMPILER COMMAND SYNTAX EXAMPLE: LD, 1, 100;

8.15.2 ADD (Numerical Operands)

Operator either adds the 8-bit value to the current value of the target variable.

COMPILER COMMAND SYNTAX: ADN, Target Variable,[2], 8-Bit value[8];

Table 92. ADN Parameter Description

8.15.2.1 ADN Application Example

In this example we would like to add a value of100 d to variable 'A', which is loaded with a value of 10d. The result of the operation is 110d stored in variable 'A'.

COMPILER COMMAND SYNTAX EXAMPLE: ADN, 0, 100;

8.15.3 ADD (Variables)

This command adds the value of the variable 1 (A, B, C or D) to the value of the variable 2 (A, B, C or D) and stores the result in the register of variable A, B or C which is defined as target variable. Variables overflow from 255 to 0.

COMPILER COMMAND SYNTAX: ADV, Target Variable[2], Variable1[2], Variable2[2];

Table 93. ADV Parameter Description

8.15.3.1 ADV Application Example

In this example we want to add variable 'A' to variable 'B'. The result should be stored in variable 'C'.

COMPILER COMMAND SYNTAX EXAMPLE: ADV, 2, 0, 1;

8.15.4 SUB (Numerical)

SUB Operator either subtracts the 8-bit value from the current value of the target variable.

COMPILER COMMAND SYNTAX: SBN, Target Variable[2], 8-bit value[8];

Table 94. SBN Parameter Description

8.15.4.1 SBN Application Example

In this example we would like to subtract 50d from local variable 'A'. The result is stored in variable 'A'.

COMPILER COMMAND SYNTAX EXAMPLE: SBN, 0, 50;

8.15.5 SUB (Variables)

The SBV command subtracts the value of the variable 2 (A, B, C or D) from the value of the variable 1 (A, B, C or D) and stores the result in the register of target variable (A, B or C). Variables overflow from 0 to 255.

COMPILER COMMAND SYNTAX: SBV, Target Variable[2], Variable1[2], Variable2[2];

Table 95. SBV Parameter Description

8.15.5.1 SBV Application Example

In this example we would like to subtract variable 'A' from variable 'B'. The result should be stored in variable 'C'. **COMPILER COMMAND SYNTAX EXAMPLE:** SBV, 2, 0, 1;

Datasheet - Typical Application

9 Typical Application

Figure 36. Typical Application 3 RGB LEDs

Datasheet - Typical Application

9.1 Recommended External Components

The AS3661 requires 4 external capacitors for proper operation. Surface-mount multi-layer ceramic capacitors are recommended. Tantalum and aluminium capacitors are not recommended because of their high ESR. For the flying capacitors (C1 and C2) multi-layer ceramic capacitors should always be used. These capacitors are small, inexpensive and have very low equivalent series resistance (ESR <20mΩ typ.). Ceramic capacitors with X7R or X5R temperature characteristic are preferred for use with the AS3661. These capacitors have tight capacitance tolerance (as good as ±10%) and hold their value over temperature (X7R: ±15% over -55°C to 125℃; X5R: ±15% over -55℃ to 8 5℃). Capacitors with Y5V or Z5U temperature characteristic are generally not recommended for use with the AS3661. Capacitors with these temperature characteristics typically have wide capacitance tolerance (+80%, -20%) and vary significantly over temperature (Y5V: +22%, -82% over -30°C to +85°C range; Z5U: +22%, -56% over +10°C to +85°C range). Under some conditions, a nominal 1µF Y5V or Z5U capacitor could have a capacitance of only 0.1µF. Such detrimental deviation is likely to cause Y5V and Z5U capacitors to fail to meet the minimum capacitance requirements of the AS3661. For proper operation it is necessary to have at least 0.24 µF of effective capacitance for each of the flying capacitors under all operating conditions. The output capacitor CVCPOUT directly affects the magnitude of the output ripple voltage. In general, the higher the value of CVCPOUT, the lower the output ripples magnitude. For proper operation it is recommended to have at least 0.50µF of effective capacitance for CVBAT and CVCPOUT under all operating conditions. The voltage rating of all four capacitors should be 6.3V; 10V is recommended. Recommended External Components below lists recommended external components from some leading ceramic capacitor manufacturers. It is strongly recommended that the AS3661 circuit be thoroughly evaluated early in the design-in process with the mass-production capacitors of choice. This will help ensure that any variability in capacitance does not negatively impact circuit performance.

Datasheet - Package Drawings and Markings

10 Package Drawings and Markings

Figure 38. WL-CSP-25 (2.285x2.285mm) 0.4mm pitch Marking

Note:

- Line 1: austriamicrosystems logo
- Line 2: AS3661
- Line 3: < Code>
	- Encoded Datecode (4 characters)

a² austriamicrosystems

Datasheet - Ordering Information

11 Ordering Information

The devices are available as the standard products shown in Table 96.

Table 96. Ordering Information

Note: All products are RoHS compliant and austriamicrosystems green. Buy our products or get free samples online at ICdirect: http://www.austriamicrosystems.com/ICdirect

Technical Support is found at http://www.austriamicrosystems.com/Technical-Support

For further information and requests, please contact us mailto:sales@austriamicrosystems.com or find your local distributor at http://www.austriamicrosystems.com/distributor

Datasheet - Ordering Information

Copyrights

Copyright © 1997-2012, austriamicrosystems AG, Tobelbaderstrasse 30, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.

Contact Information

Headquarters

austriamicrosystems AG Tobelbaderstrasse 30 A-8141 Unterpremstaetten, Austria

Tel: +43 (0) 3136 500 0 Fax: +43 (0) 3136 525 01

For Sales Offices, Distributors and Representatives, please visit:

http://www.austriamicrosystems.com/contact

ООО "ЛайфЭлектроникс" "LifeElectronics" LLC

ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 30101810900000000703 БИК 044030703

 Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

 Мы предлагаем:

- *Конкурентоспособные цены и скидки постоянным клиентам.*
- *Специальные условия для постоянных клиентов.*
- *Подбор аналогов.*
- *Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.*
- *Приемлемые сроки поставки, возможна ускоренная поставка.*
- *Доставку товара в любую точку России и стран СНГ.*
- *Комплексную поставку.*
- *Работу по проектам и поставку образцов.*
- *Формирование склада под заказчика.*
- *Сертификаты соответствия на поставляемую продукцию (по желанию клиента).*
- *Тестирование поставляемой продукции.*
- *Поставку компонентов, требующих военную и космическую приемку.*
- *Входной контроль качества.*
- *Наличие сертификата ISO.*

 В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- *Регистрацию проекта у производителя компонентов.*
- *Техническую поддержку проекта.*
- *Защиту от снятия компонента с производства.*
- *Оценку стоимости проекта по компонентам.*
- *Изготовление тестовой платы монтаж и пусконаладочные работы.*

 Tел: +7 (812) 336 43 04 (многоканальный) Email: org@lifeelectronics.ru

www[.lifeelectronics.ru](http://lifeelectronics.ru/)