19-5182; Rev 1; 5/11

EVALUATION KIT **AVAILABLE**

tions and lowering power consumption.

abled from a single pin.

24-pin TQFN package.

1Gbps to 11.3Gbps, SFP+ Laser Driver with Laser Impedance Mismatch Tolerance

General Description

The MAX3946 is a +3.3V, multirate, low-power laser diode driver designed for Ethernet and Fibre Channel transmission systems at data rates up to 11.3Gbps. This device is optimized to drive a differential transmitter optical subassembly (TOSA) with a 25Ω flex circuit. The unique design of the output stage enables use of unmatched TOSAs, greatly reducing headroom limita-

The device receives differential CML-compatible signals with on-chip line termination. It can deliver laser modulation current of up to 80mA, at an edge speed of 22ps (20% to 80%), into a 5 Ω to 25 Ω external differential load. The device is designed to have a symmetrical output stage with on-chip back terminations integrated into its outputs. A high-bandwidth, fully differential signal path is implemented to minimize deterministic jitter. An equalization block can be activated to compensate for the SFP+ connector. The integrated bias circuit provides programmable laser bias current up to 80mA. Both the laser bias generator and the laser modulator can be dis-

A 3-wire digital interface reduces the pin count and permits adjustment of input equalization, pulse-width adjustment, Tx polarity, Tx deemphasis, modulation current, and bias current without the need for external components. The MAX3946 is available in a 4mm x 4mm,

> 4x/8x FC SFP+ Optical Transceivers 10GFC SFP+ Optical Transceivers

10GBASE-LR SFP+ Optical Transceivers 10GBASE-LRM SFP+ Optical Transceivers OC192-SR XFP/SFP+ SDH/SONET Transceivers

 Applications

 Features

- ◆ 225mW Power Dissipation Enables < 1W SFP+ Modules
- ◆ Up to 100mW Power Consumption Reduction by Enabling the Use of Unmatched FP/DFB TOSAs
- S Supports SFF-8431 SFP+ MSA and SFF-8472 Digital Diagnostic
- ◆ 225mW Power Dissipation at 3.3V (IMOD = 40mA, $IBIAS = 60mA$ Assuming 25 Ω TOSA)
- ◆ Single +3.3V Power Supply
- ♦ Up to 11.3Gbps (NRZ) Operation
- S Programmable Modulation Current from 10mA to 100mA (5Ω Load)
- ♦ Programmable Bias Current from 5mA to 80mA
- ♦ Programmable Input Equalization
- \triangle Programmable Output Deemphasis
- \triangleleft 25 Ω Output Back Termination at TOUT+ and TOUT-
- ◆ DJ Performance 7psp-p with Mismatched Differential Load (5Ω)
- ◆ DJ Performance 5psp-p with Mismatched Differential Load (25 Ω)
- \blacklozenge DJ Performance 5psp-p with 50 Ω Differential Load
- ◆ Programmable Pulse Width
- ◆ Edge Transition Times of 22ps
- ◆ Bias Current Monitor
- ♦ Integrated Eye Safety Features
- ♦ 3-Wire Digital Interface
- ◆ -40°C to +95°C Operation

Ordering Information

Note: Parts are guaranteed by design and characterization to operate over the -40°C to +95°C ambient temperature range (TA) and are tested up to +85°C.

+*Denotes a lead(Pb)-free/RoHS-compliant package.* **EP = Exposed pad.*

MAXM

___ *Maxim Integrated Products* 1

MAX3946

MAX3946

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 1)

TQFN

Junction-to-Ambient Thermal Resistance (qJA)36°C/W Junction-to-Case Thermal Resistance (θ JC).................3°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

ELECTRICAL CHARACTERISTICS

(VCC = +2.85V to +3.63V, TA = -40°C to +85°C, and Figure 1. Guaranteed by design and characterization from TA = -40°C to +95°C. Typical values are at V_{CC} = +3.3V, I_{BIAS} = 60mA, I_{MOD} = 40mA, 25Ω differential output load, and T_A = +25°C, unless otherwise noted.) (Note 2)

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = +2.85V to +3.63V, TA = -40°C to +85°C, and Figure 1. Guaranteed by design and characterization from TA = -40°C to +95°C. Typical values are at V_{CC} = +3.3V, I_{BIAS} = 60mA, I_{MOD} = 40mA, 25 Ω differential output load, and T_A = +25°C, unless otherwise noted.) (Note 2)

ELECTRICAL CHARACTERISTICS (continued)

(VCC = +2.85V to +3.63V, TA = -40°C to +85°C, and Figure 1. Guaranteed by design and characterization from TA = -40°C to +95°C. Typical values are at V_{CC} = +3.3V, IBIAS = 60mA, I_{MOD} = 40mA, 25 Ω differential output load, and T_A = +25°C, unless otherwise noted.) (Note 2)

MAXIM

ELECTRICAL CHARACTERISTICS (continued)

(VCC = +2.85V to +3.63V, TA = -40°C to +85°C, and Figure 1. Guaranteed by design and characterization from TA = -40°C to +95°C. Typical values are at V_{CC} = +3.3V, I_{BIAS} = 60mA, I_{MOD} = 40mA, 25 Ω differential output load, and T_A = +25°C, unless otherwise noted.) (Note 2)

Note 2: Guaranteed by design and characterization ($TA = -40^{\circ}C$ to $+95^{\circ}C$).

Note 3: BIAS is connected to 2.0V. TOUT+/TOUT- are connected through pullup inductors to a separate supply that is equal to V_{CCT}. Note 4: Stability is defined as $[(\text{Lmeasured}) \cdot (\text{Lreference})]/(\text{Lreference})$ over the listed current range, temperature, and V_{CC} = VCCREF \pm 5%. VCCREF = 3.0V to 3.45V. Reference current measured at VCCREF, TA = $+25^{\circ}$ C.

Note 5: Measured with K28.5 data pattern at 10.7Gbps and with a (2⁷ - 1 PRBS + 72 zeros + 2⁷ - 1 PRBS (inverted) + 72 ones) pattern at 11.3Gbps.

Figure 1. AC Test Setup

Typical Operating Characteristics

 (12) $(12$

10.3Gbps OPTICAL EYE DIAGRAM MAX3946 toc01

10.3Gbps ELECTRICAL EYE DIAGRAM

OUTPUT DIFFERENTIAL RETURN LOSS vs. FREQUENCY

OUTPUT COMMON-MODE RETURN LOSS vs. FREQUENCY

FREQUENCY (MHz)

1000 10,000

100 1000 10.000 100.000

-30 -25 -20 -15 -10 -5 θ

-35

MAX3946 toc07

INPUT COMMON-MODE RETURN LOSS

RANDOM JITTER vs. MODULATION CURRENT (AT LOAD)

MAXM

 Typical Operating Characteristics (continued)

$(V_{CC} = +3.3V, T_A = +25°C, data pattern = $2^7 - 1$ PRBS + 72 zeros + $2^7 - 1$ PRBS (inverted) +72 ones, unless otherwise noted.)$ SUPPLY CURRENT vs. TEMPERATURE TOTAL CURRENT vs. TEMPERATURE EYE CROSSING PERCENT $(1 \text{MOD} = 40 \text{MAP-P}, 1 \text{BIAS} = 60 \text{mA})$ $(1 \text{MOD AT LOAD} = 40 \text{mAp-p}, 1 \text{Bias} = 60 \text{mA})$ vs. SET_PWCTRL 100 220 75 MAX3946 toc09 MAX3946 toc10 CURRENT INTO V_{CC}, V_{CCT}, AND V_{CCD} PINS CURRENT INTO V_{CC}, V_{CCT}, AND V_{CCD} PINS
PLUS MODULATION AND BIAS CURRENT 70 210 90 65 200 SUPPLY CURRENT (mA) SUPPLY CURRENT (mA) SUPPLY CURRENT (mA) SUPPLY CURRENT (mA) 60 190 CROSSING (%) CROSSING (%) 80 55 25Ω LOAD 50 180 70 45 170 40 160 5Ω LOAD 60 35 150 30 25 50 140 $-40 -25 -10$ -25 -10 5 20 35 50 65 80 95 $-40 -25 -10$ -25 -10 5 20 35 50 65 80 95 110 100
1010
1011 Ξ ខ្លី ទ្លី ទី 00
01011
010111 $\frac{1}{11}$ $\overline{5}$ TEMPERATURE (°C) TEMPERATURE (°C) SET_PWCTRL[3:0] BIAS CURRENT MODULATION CURRENT (AT LOAD) MODULATION CURRENT DEEMPHASIS vs. DAC SETTING vs. DAC SETTING vs. MANUAL DEEMPHASIS SETTING 120 90 10 MAX3946 toc12 MAX3946 toc13 SET_IMOD[8:0] = 230d 9 80 $TXDE$ MD $[1:0] = 2d$ 100 R LOAD = 25Ω **MODULATION CURRENT** (mAp-p) MODULATION CURRENT (mAP-P) 8 70 **DIFFERENTIAL** 7 BIAS CURRENT (mA) BIAS CURRENT (mA) 60 80 DEEMPHASIS (%) DEEMPHASIS (%) 6 50 5 60 40 4 $R_{\text{LOAD}} = 50\Omega$ 40 30 DIFFERENTIAL 3 20 $\overline{2}$ 20 10 1 $\boldsymbol{0}$ $\boldsymbol{0}$ 0 200 400 20 30 200 400 0 200 400 600 0 200 400 600 10 20 30 40 SET_IBIAS[8:0] SET_IMOD[8:0] SET_TXDE[5:0] BIAS MONITOR CURRENT EDGE SPEED EDGE SPEED vs. TEMPERATURE vs. MODULATION CURRENT vs. DEEMPHASIS SETTING 700 40 40 MAX3946 toc15 25Ω LOAD, 20% TO 80% MAX3946 toc16 SET_IMOD[8:0] = 230d 10Gbps, 11111 00000 PATTERN 25Ω LOAD, 20% TO 80% 600 $\overline{\mathscr{S}}$ 35 35 10Gbps, 1111 0000 PATTERNIBIAS = 60mA BMON CURRENT (µA) 500 BMON CURRENT (µA) 30 30 EDGE SPEED (ps) EDGE SPEED (ps) EDGE SPEED (ps) EDGE SPEED (ps) 400 $I_{RIAS} = 30_mA$ FALL TIME FALL TIME 25 25 300 \blacktriangledown 20 20 200 $I_{BIAS} = 10mA$ RISE TIME

IMOD (mA)

20 40 60 80

RISE TIME

0 20 40 60 80 100

-25 -10 5 20 35 50 65 80 95 -40

15

10

TEMPERATURE (°C)

MAXM

SET_TXDE[5:0]

20 30

10 20 30 40

15

10

MAX3946 toc11

MAX3946 toc14

MAX3946 toc17

100

 $\boldsymbol{0}$

MAX3946

MAX3946

Typical Operating Characteristics (continued)

 $(V_{\text{CC}} = +3.3V, T_A = +25^{\circ}\text{C}$, data pattern = $27 - 1$ PRBS + 72 zeros + $2^7 - 1$ PRBS (inverted) +72 ones, unless otherwise noted.)

Pin Configuration

Pin Description

MAXIM

Pin Description (continued)

MAX3946

MAX3946

Figure 2. Functional Diagram

Detailed Description

The MAX3946 SFP+ laser driver is designed to drive 5Ω to 50Ω TOSAs from 1Gbps to 11.3Gbps. The device contains an input buffer with programmable equalization, pulse-width adjustment, bias current and modulation current DACs, output driver with programmable deemphasis, power-on reset circuitry, bias monitor, laser current limiter, and eye-safety circuitry. A 3-wire digital interface is used to control the transmitter functions. The registers that control the device's functionality are TXCTRL, SET_IMOD, SET_IBIAS, IMODMAX, IBIASMAX, MODINC, BIASINC, SET_TXEQ, SET_PWCTRL, and SET_TXDE.

Input Buffer with Programmable Equalization

The input is internally biased and terminated with 50 Ω to a common-mode voltage. The first amplifier stage features a programmable equalizer for high-frequency losses including SFP connector. Equalization is controlled by the SET_TXEQ register and TXEQ_EN bit, TXCTRL[3] (Table 1). The TX_POL bit in the TXCTRL register controls the polarity of TOUT+ and TOUT- vs. TIN+ and TIN-. The SET PWCTRL register controls the output eye crossing (Table 5). A status indicator bit (TXED) monitors the presence of an AC input signal.

Bias Current DAC

The device's bias current is optimized to provide up to 80mA of bias current into a 5 Ω to 50 Ω laser load with 200µA resolution. The bias current is controlled through the 3-wire digital interface using the SET_IBIAS, IBIASMAX, and BIASINC registers.

For laser operation, the laser bias current can be set using the 9-bit SET_IBIAS DAC. The upper 8 bits are set by the SET_IBIAS[8:1] register, commonly used during

the initialization procedure after POR. The LSB (bit 0) of SET_IBIAS is initialized to zero after POR and can be updated using the BIASINC register. The IBIASMAX register should be programmed to a desired maximum bias current value (up to 96mA) to protect the laser. The IBIASMAX register limits the maximum SET_IBIAS[8:1] DAC code.

After initialization the value of the SET IBIAS DAC register should be updated using the BIASINC register to optimize cycle time and enhance laser safety. The BIASINC register is an 8-bit register where the first 5 bits contain the increment information in two's complement notation. Increment values range from -16 to +15 LSBs. If the updated value of SET_IBIAS[8:1] exceeds IBIASMAX[7:0], the IBIASERR warning flag is set and SET_IBIAS[8:0] remains unchanged.

Modulation Current DAC

The modulation current from the device is optimized to provide up to 80mA of modulation current into a 5Ω to 25 Ω differential laser load (60mA for 50 Ω laser load) with 300 μ A to 200 μ A resolution. The modulation current is controlled through the 3-wire digital interface using the SET_IMOD, IMODMAX, MODINC, and SET_TXDE registers.

For laser operation, the laser modulation current can be set using the 9-bit SET_IMOD DAC. The upper 8 bits are set by the SET_IMOD[8:1] register, commonly used during the initialization procedure after POR. The LSB (bit 0) of SET_IMOD is initialized to zero after POR and can be updated using the MODINC register. The IMODMAX register should be programmed to a desired maximum modulation current value (up to 96mA) to protect the laser. The IMODMAX register limits the maximum SET_IMOD[8:1] DAC code.

Table 1. Input Equalization Control Register Settings

TXCTRL[3]	SET_TXEQ[2:1]		DESCRIPTION
TXEQ_EN			
			150mVp-p to 1000mVp-p differential input amplitude (default setting)
			Optimized for 1 in to 4 in FR4, 190mVp-p to 450mVp-p differential launch amplitude from source
	O		Optimized for 4in to 6in FR4, 190mVp-p to 450mVp-p differential launch amplitude from source
		Ω	Optimized for 1 in to 4 in FR4, 450mVp-p to 700mVp-p differential launch amplitude from source
			Optimized for 4in to 6in FR4, 450mVp-p to 700mVp-p differential launch amplitude from source

Figure 3. BMON and BMAX Circuitry

After initialization the value of the SET_IMOD DAC register should be updated using the MODINC register to optimize cycle time and enhance laser safety. The MODINC register is an 8-bit register where the first 5 bits contain the increment information in two's complement notation. Increment values range from -16 to $+15$ LSBs. If the updated value of SET_IMOD[8:1] exceeds IMODMAX[7:0], the IMODERR warning flag is set and SET_IMOD[8:0] remains unchanged.

Modulation current sent to the laser is actually the combination of the current generated by the SET_IMOD register and current subtracted from this by the SET_TXDE register.

Output Driver The output driver is optimized for a 5Ω to 50Ω differential load. The output stage also features programmable deemphasis that can be set as a percentage of the modulation current. The deemphasis function is controlled by the TXDE MD[1] and TXDE MD[0] bits (TXCTRL[5:4]) and SET_TXDE[5:0].

Power-On Reset (POR)

POR ensures that the laser is off until supply voltage has reached a specified threshold (2.75V). After POR, bias current and modulation current ramps are controlled to avoid overshoot. In the case of a POR, all registers are reset to their default values.

BMON and BMAX Functions

MAX3946

MAX3946

Current out of the BMON pin is typically 1/100th the value of the current at the BIAS pin. The total resistance to ground at BMON sets the voltage gain. An internal comparator at the BMAX pin latches a fault if the voltage on BMAX exceeds the value of 1.2V. The BMAX voltagesense pin is connected by means of a voltage-divider to the BMON pin and ground. The full-scale range of the BMON voltage is 1.2V x (R1/R2 + 1) (Figure 3). The analog bias-current limit is determined by (1.2V/R2) x 100.

Eye Safety and Output Control Circuitry

The safety and output control circuitry includes the disable pin (DISABLE) and disable bit (TX_EN), along with a fault indicator and fault detectors (Figure 4). The device has two types of faults, HARD FAULT and SOFT FAULT. A HARD FAULT triggers the FAULT pin, and the output to the laser is disabled. A SOFT FAULT operates as a warning, and the outputs are not disabled. Both types of faults are stored in the TXSTAT1 and TXSTAT2 registers.

The FAULT pin is a latched output that can be cleared by toggling the DISABLE pin. Toggling the DISABLE pin also clears the TXSTAT1 and TXSTAT2 registers. A single-point fault can be a short to V_{CC} or ground. Table 2 shows the circuit response to various single-point faults.

IVI A XI*IV*I

Figure 4. Eye Safety Circuitry

MAXIM

Table 2. Circuit Response to Single-Point Faults

Note 1: Normal-Does not affect laser power.

Note 2: Supply-shorted current is assumed to be primarily on the circuit board (outside this device), and the main supply is collapsed by the short.

Note 3: Normal in functionality, but performance could be affected.

Warning: Shorted to VCC or shorted to ground on some pins can violate the *Absolute Maximum Ratings*.

MAX3946 *MAX3946*

3-Wire Interface

The device implements a proprietary 3-wire digital interface. An external controller generates the clock. The 3-wire interface consists of an SDA bidirectional data line, an SCL clock signal input, and a CSEL chip-select input (active high). The external master initiates a data transfer by asserting the CSEL pin. The master starts to generate a clock signal after the CSEL pin has been set to a logic-high. All data transfers are most significant bit (MSB) first.

Protocol Each operation consists of 16-bit transfers (15-bit address/data, 1-bit RWN). The bus master generates 16 clock cycles to SCL. All operations transfer 8 bits to the device. The RWN bit determines if the cycle is read or write. See Table 3.

Register Addresses The device contains 13 registers available for programming. Table 4 shows the registers and addresses.

Write Mode (RWN = 0)

The master generates 16 total clock cycles at SCL. The master outputs a total of 16 bits (MSB first) to the SDA line at the falling edge of the clock. The master closes the transmission by setting CSEL to 0. Figure 5 shows the interface timing.

Read Mode (RWN = 1)

The master generates 16 total clock cycles at SCL. The master outputs a total of 8 bits (MSB first) to the SDA line at the falling edge of the clock. The SDA line is released after the RWN bit has been transmitted. The slave outputs 8 bits of data (MSB first) at the rising edge of the clock. The master closes the transmission by setting CSEL to 0. Figure 5 shows the interface timing.

Mode Control

Normal mode allows read-only instruction for all registers except MODINC and BIASINC. The MODINC and BIASINC registers can be updated during normal mode. Doing so speeds up the laser control update through the 3-wire interface by a factor of two. The normal mode is the default mode.

Setup mode allows the master to write unrestricted data into any register except the status (TXSTAT1, TXSTAT2) registers. To enter the setup mode, the MODECTRL register (address = H0x0E) must be set to H0x12. After the MODECTRL register has been set to H0x12, the next operation is unrestricted. The setup mode is automatically exited after the next operation is finished. This sequence must be repeated if further unrestricted settings are necessary.

Table 3. Digital Communication Word Structure

Table 4. Register Descriptions and Addresses

Figure 5. Timing for 3-Wire Digital Interface

Transmitter Control Register (TXCTRL)

Bits 5 and 4: TXDE_MD[1:0]. Controls the mode of the transmit output deemphasis circuitry.

 $00 =$ deemphasis is fixed at 6.25% of the modulation amplitude

01 = deemphasis is fixed at 3.125% of the modulation amplitude

10 = deemphasis is programmed by the SET_TXDE register setting

 11 = deemphasis is at its maximum of approximately 9%

Bit 3: TXEQ_EN. Enables or disables the input equalization circuitry.

 $0 =$ disabled

 $1 =$ enabled

Bit 2: SOFTRES. Resets all registers to their default values (the DISABLE pin must be at a logic 1 during a write to SOFTRES for the registers to be set to their default values).

 $0 = normal$

 $1 =$ reset

Bit 1: TX_POL. Controls the polarity of the signal path.

 $0 =$ inverse

 $1 = normal$

Bit 0: TX_EN. Enables or disables the output circuitry.

 $0 =$ disabled

 $1 =$ enabled

MAXIM

MAX3946

MAX3946

Transmitter Status Register 1 (TXSTAT1)

Transmitter Status Register 2 (TXSTAT2)

Bit 7: FST[7]. When the V_{CCT} supply voltage is below 2.3V, the POR circuitry reports a fault. Once the V_{CCT} supply voltage is above 2.75V, the POR resets all registers to their default values and the fault is cleared.

Bit 6: FST[6]. When the voltage at BMON is above V_{CC} - 0.5V, a SOFT FAULT is reported.

Bit 4: FST[4]. When the voltage at BMAX goes above 1.3V, a HARD FAULT is reported.

Bit 3: FST[3]. When the common-mode voltage at VTOUT $_{\pm}$ goes below VCC - 1.3V, a SOFT FAULT is reported.

Bit 2: FST[2]. When the voltage at $V_{\text{TOUT}\pm}$ goes below V_{CC} - 0.8V, a HARD FAULT is reported.

Bit 1: FST[1]. When the BIAS voltage goes below 0.44V, a HARD FAULT is reported.

Bit 0: TX_FAULT. Copy of a FAULT signal in FST[7:6] and FST[4:1]. A POR resets the FST bits to 0.

Bit # 7 6 5 4 $\frac{3}{10}$ (STICKY) 2 (STICKY) 1 (STICKY) 0 (STICKY) ADDRESS Name | X | X | X | X |IMODERR|IBIASERR| TXED | X H0x07 Default Value X X X X X X X X

Bit 3: IMODERR. Any attempt to modify SET_IMOD[8:1] above IMODMAX[7:0] flags a warning at IMODERR. (See the *Programming Modulation Current* section.)

Bit 2: IBIASERR. Any attempt to modify SET_IBIAS[8:1] above IBIASMAX[7:0] flags a warning at IBIASERR. (See the *Programming Bias Current* section.)

Bit 1: TXED. This indicates the absence of an AC signal at the transmit input.

Bits 7 to 0: SET_IBIAS[8:1]. The bias current DAC is controlled by a total of 9 bits. The SET_IBIAS[8:1] bits are used to set the bias current with even denominations from 0 to 510 bits. The LSB (SET_IBIAS[0]) is controlled by the BIASINC register and is used to set the odd denominations in the SET_IBIAS[8:0]. Any direct write to SET_IBIAS[8:1] resets the LSB.

Modulation Current Setting Register (SET_IMOD)

Bits 7 to 0: SET_IMOD[8:1]. The modulation current DAC is controlled by a total of 9 bits. The SET_IMOD[8:1] bits are used to set the modulation current with even denominations from 0 to 510 bits. The LSB (SET IMOD[0]) is controlled by the MODINC register and is used to set the odd denominations in the SET_IMOD[8:0]. Any direct write to SET_IMOD[8:1] resets the LSB.

Maximum Modulation Current Setting Register (IMODMAX)

Maximum Bias Current Setting Register (IBIASMAX)

Modulation Current Increment Setting Register (MODINC)

Bits 7 to 0: IMODMAX[7:0]. The IMODMAX register is an 8-bit register that can be used to limit the maximum modulation current. IMODMAX[7:0] is continuously compared to SET_IMOD[8:1]. Any attempt to modify SET_IMOD[8:1] above IMODMAX[7:0] is ignored and flags a warning at IMODERR.

Bits 7 to 0: IBIASMAX[7:0]. The IBIASMAX register is an 8-bit register that can be used to limit the maximum bias current. IBIASMAX[7:0] is continuously compared to SET_IBIAS[8:1]. Any attempt to modify SET_IBIAS[8:1] above IBIASMAX[7:0] is ignored and flags a warning at IBIASERR.

Bit 7: SET_IMOD[0]. This is the LSB of the SET_IMOD[8:0] bits. This bit can only be updated by the use of MODINC[4:0].

Bits 4 to 0: MODINC[4:0]. This string of bits is used to increment or decrement the modulation current. When written to, the SET_IMOD[8:0] bits are updated. MODINC[4:0] are a two's complement string.

MAX3946 *MAX3946*

Bit 7: SET_IBIAS[0]. This is the LSB of the SET_IBIAS[8:0] bits. This bit can only be updated by the use of BIASINC[4:0].

Bits 4 to 0: BIASINC[4:0]. This string of bits is used to increment or decrement the bias current. When written to, the SET_IBIAS[8:0] bits are updated. BIASINC[4:0] are a two's complement string.

Mode Control Register (MODECTRL)

Bits 7 to 0: MODECTRL[7:0]. The MODECTRL register enables the user to switch between normal and setup modes. The setup mode is achieved by setting this register to H0x12. MODECTRL must be updated before each write operation. Exceptions are MODINC and BIASINC, which can be updated in normal mode.

Pulse-Width Control Register (SET_PWCTRL)

Bits 3 to 0: SET_PWCTRL[3:0]. This is a 4-bit register used to control the eye crossing by adjusting the pulse width.

Deemphasis Control Register (SET_TXDE)

Bits 5 to 0: SET_TXDE[5:0]. This is a 6-bit register used to control the amount of deemphasis on the transmitter output. When calculating the total modulation current, the amount of deemphasis must be taken into account. The deemphasis is set as a percentage of modulation current.

Bits 2 to 1: SET_TXEQ[2:1]. These 2 bits are used to control the amount of equalization on the transmitter input. See Table 1 for more information.

20 ___

Design Procedure

Programming Bias Current

- 1) IBIASMAX[7:0] = Maximum_Bias_Current_Value
- 2) SET_IBIASi[8:1] = Initial_Bias_Current_Value

Note: The total bias current is calculated using the SET_IBIAS[8:0] DAC value. SET_IBIAS[8:1] are the bits that can be manually written. SET_IBIAS[0] can only be updated using the BIASINC register.

When implementing an APC loop it is recommended to use the BIASINC register, which guarantees the fastest bias current update.

- 3) BIASINCi[4:0] = New_Increment_Value
- 4) If $(SET_{IB} | 8:1] \leq IBASMAX[7:0]$, then $(SET_{IB} | 8:1] \leq IBASMAX[7:0]$ IBIASi[8:0] = SET_IBIASi-1[8:0] + BIASINCi[4:0])
- 5) Else (SET_IBIASi[8:0] = SET_IBIASi-1[8:0])

The total bias current can be calculated as follows:

6) $I_{B|AS} = [SET_I|B|AS_i[8:0] + 16] \times 200 \mu A$

Programming Modulation Current

1) IMODMAX[7:0] = Maximum_Modulation_Current_Value

2) SET IMODi $[8:1]$ = Initial Modulation Current Value x 1.06

Note: The total modulation laser current is calculated using the SET_IMOD[8:0] DAC value and the SET_TXDE register value. SET_IMOD[8:1] are the bits that can be manually written. SET_IMOD[0] can only be updated using the MODINC register.

When implementing modulation compensation, it is recommended to use the MODINC register, which guarantees the fastest modulation current update.

- 3) MODINCi[4:0] = New_Increment_Value
- 4) If $(SET_IMOD_i[8:1] \leq IMODMAX[7:0])$, then $(SET_-$ IMODi[8:0] = SET_IMODi-1[8:0] + MODINCi[4:0])
- 5) Else (SET_IMODi[8:0] = SET_IMODi-1[8:0])

The following equations give the modulation current (peak-to-peak) seen at the laser when driven differentially. REXTD is the differential load impedance of the laser plus any added series resistance.

$$
6a) \quad TXDE_MD[1:0] = 00, \text{ then}
$$

$$
I_{MOD} = \begin{bmatrix} 0.3mA\big(SET_IMOD[8:0] + 16\big) \\ -0.15mA\big(SET_IMOD[8:3] + 2\big) \end{bmatrix} \times \frac{50\Omega}{50\Omega + R_{LD}}
$$

6b) $TXDE_MD[1:0] = 01$, then

$$
I_{MOD} = \begin{bmatrix} 0.3mA(SET_IMOD[8:0] + 16) \\ -0.15mA(SET_IMOD[8:4] + 1) \end{bmatrix} \times \frac{50\Omega}{50\Omega + R_{LD}}
$$

6c) TXDE $MD[1:0] = 10$, then set SET TXDE[5:0] can be set to any value ≥ SET_IMOD[8:4] and

$$
I_{MOD} = \begin{bmatrix} 0.3mA(SET_IMOD[8:0] + 16) \\ -0.15mA(SET_TXDE[5:0] + 1) \end{bmatrix} \times \frac{50\Omega}{50\Omega + R_{LD}}
$$

When SET_TXDE[5:0] is increased, the deemphasis current increases and the overall peak-to-peak modulation current decreases. This effect saturates when SET_TXDE[5:0] = 0.2 x (SET_IMOD[8:0] + 16) - 1, and further increases to SET_TXDE[5:0] do not increase the deemphasis current.

6d) TXDE_MD $[1:0] = 11$, then

$$
I_{\text{MOD}} = 0.9 \times \left[0.3 \text{mA} \left(\text{SET_IMOD} [8:0] + 16\right)\right] \times \frac{50 \Omega}{50 \Omega + R_{\text{LD}}}
$$

Note: When $TXDE_MD[1:0] = 10$ and the SET_TXDE register is set by the user, the minimum allowed deemphasis is 3% and the maximum is 10%. These limits are internally set by the MAX3946.

Programming Transmit Output Deemphasis

- 1) TXDE_MD[1:0] = Transmit_Deemphasis_Mode
- 2) SET_TXDE[5:0] = Transmit_Deemphasis_Value. If $TXDE_MD[1:0] = 00, 01,$ or 11, the value of SET_TXDE is automatically set by the device and there is no need to enter data to SET_TXDE.

For Transmit_Deemphasis_Mode:

 $00 =$ deemphasis is fixed at 6% of the modulation amplitude (the device controls the SET_TXDE value), default setting

 01 = deemphasis is fixed at 3% of the modulation amplitude (the device controls the SET_TXDE value)

10 = deemphasis is programmed by the SET_TXDE register setting

11 = deemphasis is at its maximum of approximately 9% (the device controls the SET_TXDE value)

Programming Pulse-Width Control

The eye crossing at the Tx output can be adjusted using the SET PWCTRL register. Table 5 shows these settings. The sign of the number specifies the direction of

Table 5. Eye-Crossing Settings for **SET_PWCTRL**

Table 6. Register Summary

pulse-width distortion. The code of 1111 corresponds to a balanced state for differential output. The pulse-width distortion is bidirectional around the balanced state (see the *Typical Operating Characteristics* section).

Applications Information

Laser Safety and IEC 825

Using the MAX3946 laser driver alone does not ensure that a transmitter design is compliant with IEC 825. The entire transmitter circuit and component selections must be considered. Each user must determine the level of fault tolerance required by the application, recognizing that Maxim products are neither designed nor authorized for use as components in systems intended for surgical implant into the body, for applications intended to support or sustain life, or for any other application in which the failure of a Maxim product could create a situation where personal injury or death could occur.

Table 6. Register Summary (continued)

Table 6. Register Summary (continued)

Figure 6. Simplified I/O Structures

Layout Considerations

The data inputs and outputs are the most critical paths for the device and great care should be taken to minimize discontinuities on these transmission lines between the connector and the IC. Here are some suggestions for maximizing the performance of the IC:

- The data inputs should be wired directly between the module connector and IC without stubs.
- The data transmission lines to the laser should be kept as short as possible and be designed for 50Ω differential or 25Ω single-ended characteristic impedance.
- An uninterrupted ground plane should be positioned beneath the high-speed I/Os.
- Ground path vias should be placed close to the IC and the input/output interfaces to allow a return current path to the IC and the laser.
- Maintain 100 Ω differential transmission line impedance into the IC.
- Use good high-frequency layout techniques and multilayer boards with an uninterrupted ground plane to minimize EMI and crosstalk.

Refer to the schematic and board layers of the MAX3946 Evaluation Kit (MAX3946EVKIT) for more information.

Exposed-Pad Package and Thermal Considerations

The exposed pad on the 24-pin TQFN provides a very low-thermal resistance path for heat removal from the IC. The pad is also electrical ground on the IC and must be soldered to the circuit board ground for proper thermal and electrical performance. Refer to Application Note 862: *HFAN-08.1: Thermal Considerations of QFN and Other Exposed-Paddle Packages* for additional information.

MAXM

MAX3946

MAX3946

Typical Application Circuit for 10GBASE-LRM

MAXIM

Typical Application Circuit for 10GBASE-LR

MAXIM

MAX3946

MAX3946

Chip Information

Package Information

PROCESS: SiGe BiPOLAR

For the latest package outline information and land patterns (footprints), go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Revision History

MAX3946

MAX3946

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

© 2011 Maxim Integrated Products Maxim is a registered trademark of Maxim Integrated Products, Inc.

ООО "ЛайфЭлектроникс" "LifeElectronics" LLC

ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 30101810900000000703 БИК 044030703

 Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

 Мы предлагаем:

- *Конкурентоспособные цены и скидки постоянным клиентам.*
- *Специальные условия для постоянных клиентов.*
- *Подбор аналогов.*
- *Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.*
- *Приемлемые сроки поставки, возможна ускоренная поставка.*
- *Доставку товара в любую точку России и стран СНГ.*
- *Комплексную поставку.*
- *Работу по проектам и поставку образцов.*
- *Формирование склада под заказчика.*
- *Сертификаты соответствия на поставляемую продукцию (по желанию клиента).*
- *Тестирование поставляемой продукции.*
- *Поставку компонентов, требующих военную и космическую приемку.*
- *Входной контроль качества.*
- *Наличие сертификата ISO.*

 В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- *Регистрацию проекта у производителя компонентов.*
- *Техническую поддержку проекта.*
- *Защиту от снятия компонента с производства.*
- *Оценку стоимости проекта по компонентам.*
- *Изготовление тестовой платы монтаж и пусконаладочные работы.*

 Tел: +7 (812) 336 43 04 (многоканальный) Email: org@lifeelectronics.ru

www[.lifeelectronics.ru](http://lifeelectronics.ru/)