19-5111; Rev 1; 7/10

capacitors.

Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers AVAILABLE

General Description

 Applications

The MAX97002 mono audio subsystem combines a mono speaker amplifier with a stereo headphone amplifier and an analog DPST switch. The headphone and speaker amplifiers have independent volume control and on/off control. The 4 inputs are configurable as 2 differ-

The entire subsystem is designed for maximum efficiency. The high-efficiency, 700mW, Class D speaker amplifier operates directly from the battery and consumes no more than 1µA in shutdown mode. The Class H headphone amplifier utilizes a dual-mode charge pump to maximize efficiency while outputting a groundreferenced signal that does not require output coupling

The speaker amplifier incorporates a distortion limiter to automatically reduce the volume level when excessive clipping occurs. This allows high gain for low-level signals without compromising the quality of large signals. All control is performed using the 2-wire I2C interface. The MAX97002 operates over the extended -40° C to $+85^{\circ}$ C temperature range, and is available in the 2mm x

2.5mm, 20-bump, WLP package (0.5mm pitch).

Cell Phones

Portable Media Players

ential inputs or 4 single-ended inputs.

EVALUATION KIT

Features

- ♦ 2.7V to 5.5V Speaker Supply Voltage
- ♦ 1.6V to 2V Headphone Supply Voltage
- ◆ 700mW Speaker Output (VPVDD = 3.7V, $ZSPK = 8\Omega + 68\mu H$
- \triangleq 37mW/Channel Headphone Output (RHP = 16 Ω)
- ◆ Low-Emission Class D Amplifier
- ◆ Efficient Class H Headphone Amplifier
- S Ground-Referenced Headphone Outputs
- ♦ 2 Stereo Single-Ended/Mono Differential Inputs
- ♦ Integrated Distortion Limiter (Speaker Outputs)
- ♦ Integrated DPST Analog Switch
- ◆ No Clicks and Pops
- ♦ TDMA Noise Free
- $*$ 2mm x 2.5mm, 20-Bump, 0.5mm Pitch WLP **Package**

Ordering Information

Simplified Block Diagram

MAXIM

___ *Maxim Integrated Products* 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

Table of Contents

MAXIM

Table of Contents (continued)

MAX97002

MAX97002

MAX97002 *MAX97002*

MAXIM

Absolute Maximum Ratings

(Voltages with respect to GND.)

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics

(VVDD = 1.8V, VPVDD = 3.7V, VGND = 0V. Input signal applied at INA configured single-ended, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB, speaker loads (Zsp_K) connected between OUTP and OUTN. Headphone loads (R_{HP}) connected from HPL or HPR to GND. SDA and SCL pullup voltage = 1.8V. ZSPK = ∞ , RHP = ∞ . CC1P-C1N = CHPVDD = CHPVSS = CBIAS = 1µF. TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = $+25^{\circ}$ C.) (Note 1)

Electrical Characteristics (continued)

(VVDD = 1.8V, VPVDD = 3.7V, VGND = 0V. Input signal applied at INA configured single-ended, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB, speaker loads (ZSPK) connected between OUTP and OUTN. Headphone loads (RHP) connected from HPL or HPR to GND. SDA and SCL pullup voltage = 1.8V. ZSPK = ∞ , RHP = ∞ . CC1P-C1N = CHPVDD = CHPVSS = CBIAS = 1µF. TA = TMIN to TMAX, unless otherwise noted. Typical values are at $TA = +25^{\circ}C$.) (Note 1)

Electrical Characteristics (continued)

(VVDD = 1.8V, VPVDD = 3.7V, VGND = 0V. Input signal applied at INA configured single-ended, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB, speaker loads (ZSPK) connected between OUTP and OUTN. Headphone loads (RHP) connected from HPL or HPR to GND. SDA and SCL pullup voltage = 1.8V. ZSPK = ∞ , RHP = ∞ . CC1P-C1N = CHPVDD = CHPVSS = CBIAS = 1µF. TA = TMIN to TMAX, unless otherwise noted. Typical values are at $TA = +25^{\circ}C$.) (Note 1)

Electrical Characteristics (continued)

(VVDD = 1.8V, VPVDD = 3.7V, VGND = 0V. Input signal applied at INA configured single-ended, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB, speaker loads (ZSPK) connected between OUTP and OUTN. Headphone loads (RHP) connected from HPL or HPR to GND. SDA and SCL pullup voltage = 1.8V. ZSPK = ∞ , RHP = ∞ . CC1P-C1N = CHPVDD = CHPVSS = CBIAS = 1µF. TA = TMIN to TMAX, unless otherwise noted. Typical values are at $TA = +25^{\circ}C$.) (Note 1)

Electrical Characteristics (continued)

(VVDD = 1.8V, VPVDD = 3.7V, VGND = 0V. Input signal applied at INA configured single-ended, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB, speaker loads (ZSPK) connected between OUTP and OUTN. Headphone loads (RHP) connected from HPL or HPR to GND. SDA and SCL pullup voltage = 1.8V. ZSPK = ∞ , RHP = ∞ . CC1P-C1N = CHPVDD = CHPVSS = CBIAS = 1µF. TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = $+25^{\circ}$ C.) (Note 1)

Digital I/O Characteristics

(VPVDD = 3.7V, VGND = 0V. TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Note 1)

I2C TIMING CHARACTERISTICS

(VPVDD = 3.7V, VGND = 0V. TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Note 1)

Note 1: 100% production tested at $TA = +25^{\circ}C$. Specifications over temperature limits are guaranteed by design.

Note 2: Amplifier inputs are AC-coupled to GND.

Note 3: Class D amplifier testing performed with a resistive load in series with an inductor to simulate an actual speaker load. Note 4: C_B is in pF.

Figure 1. I2C Interface Timing Diagram

MAX97002

ZOOZGXVW

SUPPLY CURRENT SHUTDOWN CURRENT SPEAKER VOLUME ATTENUATION vs. SUPPLY VOLTAGE vs. VOLUME CONTROL CODE vs. SUPPLY VOLTAGE 4.0 30 6 MAX97002 toc03 MAX97002 toc01 INPUTS AC-COUPLED TO GND MAX97002 toc02 SPEAKER ONLY 8Ω LOAD $VSDA = VSCL = 3.3V$ INPUTS AC-COUPLED TO GND 3.5 SPEAKER VOLUME ATTENUATION (dB) SPEAKER VOLUME ATTENUATION (dB) 20 5 $INPUT = INA$ SHUTDOWN CURRENT (µA) SHUTDOWN CURRENT (µA) 3.0 SUPPLY CURRENT (mA) SUPPLY CURRENT (mA) $V_{SDA} = V_{SCL} = 3.3V$ 10 4 2.5 0 3 2.0 -10 1.5 2 -20 1.0 1 -30 0.5 Ω θ -40 3.0 3.5 4.0 4.5 5.0 3.0 3.5 4.0 4.5 5.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 0 10 20 30 40 50 60 70 10 20 30 40 50 60 2.5 3.0 3.5 4.0 4.5 5.0 5.5 SUPPLY VOLTAGE (V) SUPPLY VOLTAGE (V) VOLUME CONTROL CODE (NUMERIC) HEADPHONE VOLUME ATTENUATION THD+N vs. FREQUENCY THD+N vs. FREQUENCY vs. HP_VOL CODE 10 10 10 MAX97002 toc04 MAX97002 toc05 MAX97002 toc06 RIGHT AND LEFT $V_{PVDD} = 3.7V$ $V_{PVDD} = 3.7V$ \circledR HEADPHONE VOLUME ATTENUATION (dB) θ 32Ω LOAD $ZSPRK = 8\Omega + 68\mu\text{F}$ $Z_{SPRK} = 4\Omega + 33 \mu F$
| | | | | | | | | | | | | | | HEADPHONE VOLUME ATTENUATION ║ 1 -10 1 $P_{OUIT} = 1000mW$ -20 THD+N (%) $P_{011T} = 600$ mW THD+N (%) TШ -30 0.1 0.1 -40 711 $P_{OUT} = 200$ m W -50 0.01 $P_{\text{OUT}} = 200$ mW 0.01 -60 0.001 Γ 0.001 L
0.01 -70 0 5 10 15 20 25 30 35 5 10 15 20 25 30 0.01 100 0.1 1 10 0.01 100 0.1 1 10 FREQUENCY (kHz) HP_VOL CODE (NUMERIC) FREQUENCY (kHz) THD+N vs. OUTPUT POWER THD+N vs. FREQUENCY THD+N vs. OUTPUT POWER 100 100 10 $\overline{1}$ MAX97002 toc07 MAX97002 toc08 $V_{PVDD} = 5.0V$ $V_{PVDD} = 5.0V$ $V_{PVDD} = 3.7V$ $7e$ PPK = $4O + 33$ uF $Z_{SPRK} = 8\Omega + 68\mu F$ Z CPPK = $8Q + 68$ UF 10 10 1 $f_{IN} = 6kHz$ $f_{IN} = 6kHz$ THD+N (%) 1 THD+N (%) 1 THD+N (%) 0.1 $f_{IN} = 1kHz$ 0.1 0.1 f_{IN} = 1kHz **SSM** N 0.01 0.01 0.01 $f_{IN} = 100$ Hz f_{IN} = 100Hz FFM

POUT (mW)

0 400 800 1200 1600 2000 2400

0.001

Typical Operating Characteristics

(VLDOIN = VPVDD = 3.7V, VGND = VPGND = 0V. Single-ended inputs, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB. Speaker loads (ZSPK) connected between OUTP and OUTN. Headphone loads (RHP) connected from HPL or HPR to GND. ZSPK = ∞, RHP = ∞. C C1P-C1N = CHPVDD = CHPVSS = CBIAS = 1µF. TA = +25°C, unless otherwise noted.)

MAXM

 0.001 0.01

MAX97002 **NAX97002**

FREQUENCY (kHz)

0.1 1 10

0.01 100

ルレスメレル

12

 Typical Operating Characteristics (continued) (VLDOIN = VPVDD = 3.7V, VGND = VPGND = 0V. Single-ended inputs, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB. Speaker loads (ZSPK) connected between OUTP and OUTN. Headphone loads (RHP) connected from HPL or HPR to GND. ZSPK = ∞, RHP = ∞. C C1P-C1N = CHPVDD = CHPVSS = CBIAS = 1μ F. TA = $+25^{\circ}$ C, unless otherwise noted.)

MAX97002 **MAX97002**

10 MAX97002 toc26 E R_{LOAD} = 32 Ω \equiv SDA 1 2V/div THD+N (%) 0.1 $= 25$ mW \equiv

Typical Operating Characteristics (continued)

(VLDOIN = VPVDD = 3.7V, VGND = VPGND = 0V. Single-ended inputs, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB. Speaker loads (ZSPK) connected between OUTP and OUTN. Headphone loads (RHP) connected from HPL or HPR to GND. ZSPK = ∞, RHP = ∞. C C1P-C1N = CHPVDD = CHPVSS = CBIAS = 1µF. TA = +25°C, unless otherwise noted.)

THD+N vs. OUTPUT POWER

OUTPUT POWER vs. LOAD RESISTANCE

MAX97002 toc28

 Typical Operating Characteristics (continued) (VLDOIN = VPVDD = 3.7V, VGND = VPGND = 0V. Single-ended inputs, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB. Speaker loads (ZSPK) connected between OUTP and OUTN. Headphone loads (RHP) connected from HPL or HPR to GND. ZSPK = ∞, RHP = ∞. C C1P-C1N = CHPVDD = CHPVSS = CBIAS = 1μ F. TA = $+25^{\circ}$ C, unless otherwise noted.)

MAX97002 **MAX97002**

MAXIM

(VLDOIN = VPVDD = 3.7V, VGND = VPGND = 0V. Single-ended inputs, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB. Speaker loads (ZSPK) connected between OUTP and OUTN. Headphone loads (RHP) connected from HPL or HPR to GND. ZSPK = ∞, RHP = ∞.

C C1P-C1N = CHPVDD = CHPVSS = CBIAS = 1μ F. TA = $+25^{\circ}$ C, unless otherwise noted.) SOFTWARE STARTUP RESPONSE CLASS H OPERATION THD+N vs. OUTPUT POWER MAX97002 toc40 MAX97002 toc41 10 HPVDD $R_{LOAD} = 8\Omega$ 1V/div EXTERNAL CLASS AB SDA CONNECTED DIRECTLY 0V 1 2V/div TO COM1 AND COMR Ξ $-6kH₇$ THD+N (%) HPL/HPR 0.1 200mV/div $100H₂$ HPL/HPR $f = 1$ kHz 200mV/div 0V 0.01 **HPVSS** 1V/div 0.001 2ms/div 10ms/div 0 10 20 30 40 50 60 70 80 10 20 30 40 50 60 70 OUTPUT POWER (mW) ON-RESISTANCE vs. V_{COM} BYPASS SWITCH OFF-ISOLATION

Typical Operating Characteristics (continued)

MAXIM

MAX97002 toc42

Pin Configuration

Pin Description

MAX97002 **NAX97002**

Detailed Description

The MAX97002 mono audio subsystem combines a mono speaker amplifier with a stereo headphone amplifier and an analog DPST switch. The high-efficiency 700mW Class D speaker amplifier operates directly from the battery and consumes no more than $1\mu A$ when in shutdown mode. The headphone amplifier utilizes a dual-mode charge pump and a Class H output stage to maximize efficiency while outputting a ground-referenced signal that does not require output coupling capacitors. The headphone and speaker amplifiers have independent volume control and on/off control. The 4 inputs are configurable as 2 differential inputs or 4 single-ended inputs. All control is performed using the 2-wire I2C interface.

The speaker amplifier incorporates a distortion limiter to automatically reduce the volume level when excessive clipping occurs. This allows high gain for low-level signals without compromising the quality of large signals.

Signal Path

The MAX97002 signal path consists of flexible inputs, signal mixing, volume control, and output amplifiers (Figure 2). The inputs can be configured for singleended or differential signals (Figure 3). The internal preamplifiers feature programmable gain settings using internal resistors and an external gain setting using a trimmed internal feedback resistor. The external option allows any desired gain to be selected. Following preamplification, the input signals are mixed, volume adjusted, and routed to the headphone and speaker amplifiers based on the desired configuration.

Mixers

The MAX97002 features independent mixers for the left headphone, right headphone, and speaker paths. Each output can select any combination of any inputs. This allows for mixing two audio signals together and routing independent signals to the headphone and speaker amplifiers. If one of the inputs is not selected by either mixer, it is automatically powered down to save power.

Class D Speaker Amplifier

The MAX97002 Class D speaker amplifier utilizes active emissions limiting and spread-spectrum modulation to minimize the EMI radiated by the amplifier.

Figure 2. Signal Path

18

Figure 3. Differential and Stereo Single-Ended Input Configurations

MAX97002

MAX97002

Ultra-Low EMI Filterless Output Stage

Traditional Class D amplifiers require the use of external LC filters or shielding in order to meet EN55022B electromagnetic-interference (EMI) regulation standards. Maxim's active emissions limiting edge-rate control circuitry and spread-spectrum modulation reduces EMI emissions, while maintaining up to 87% efficiency. Maxim's spread-spectrum modulation

mode flattens wideband spectral components, while proprietary techniques ensure that the cycle-to-cycle variation of the switching period does not degrade audio reproduction or efficiency. The MAX97002's spreadspectrum modulator randomly varies the switching f requency by \pm 20kHz around the center frequency (250kHz). Above 10MHz, the wideband spectrum looks like noise for EMI purposes (see Figure 4).

Figure 4. EMI with 15cm of Speaker Cable

MAXM

Distortion Limiter

The MAX97002 speaker amplifiers integrate a limiter to provide speaker protection and audio compression. When enabled, the limiter monitors the audio signal at the output of the Class D speaker amplifier and decreases the gain if the distortion exceeds the predefined threshold. The limiter automatically tracks the battery voltage to reduce the gain as the battery voltage drops.

Figure 5 shows the typical output vs. input curves with and without the distortion limiter. The dotted line shows the maximum gain for a given distortion limit without the distortion limiter. The solid line shows how, with the distortion limiter enabled, the gain can be increased without exceeding the set distortion limit. When the limiter is enabled, selecting a high gain level results in peak signals being attenuated while low signals are left unchanged. This increases the perceived loudness without the harshness of a clipped waveform.

Analog Switch

The MAX97002 integrates a DPST analog audio switch that connects COM1 and COM2 to OUTP and OUTN, respectively. Unlike discrete solutions, the switch design reduces coupling of Class D switching noise to the COM_ inputs. This eliminates the need for a costly T-switch. Drive COM1 and COM2 with a low-impedance source to minimize noise on the pins. In applications that do not require the analog switch, leave COM1 and COM2 unconnected. When applying signal on COM1 and COM2, disable the Class D amplifier before closing the switch.

Headphone Amplifier DirectDrive

Traditional single-supply headphone amplifiers have outputs biased at a nominal DC voltage (typically half the supply). Large coupling capacitors are needed to block this DC bias from the headphone. Without these capacitors, a significant amount of DC current flows to the headphone, resulting in unnecessary power dissipation and possible damage to both headphone and headphone amplifier.

Maxim's DirectDrive® architecture uses a charge pump to create an internal negative supply voltage. This allows the headphone outputs of the MAX97002 to be biased at GND while operating from a single supply (Figure 6). Without a DC component, there is no need for the large DC-blocking capacitors. Instead of two large (220µF, typ) capacitors, the MAX97002 charge pump requires two small ceramic capacitors, conserving board space, reducing cost, and improving the frequency response of the headphone amplifier. See the Output Power

Figure 5. Limiter Gain Curve

Figure 6.Traditional Amplifier Output vs. MAX97002 DirectDrive Output

vs. Load Resistance graph in the *Typical Operating Characteristics* for details of the possible capacitor sizes. There is a low DC voltage on the amplifier outputs due to amplifier offset. However, the offset of the MAX97002 is typically ± 0.6 mV, which, when combined with a 32 Ω load, results in less than 50 μ A of DC current flow to the headphones.

DirectDrive is a registered trademark of Maxim Integrated Products, Inc.

In addition to the cost and size disadvantages of the DC-blocking capacitors required by conventional headphone amplifiers, these capacitors limit the amplifier's low-frequency response and can distort the audio signal. Previous attempts at eliminating the outputcoupling capacitors involved biasing the headphone return (sleeve) to the DC-bias voltage of the headphone amplifiers. This method raises some issues:

- The sleeve is typically grounded to the chassis. Using the midrail biasing approach, the sleeve must be isolated from system ground, complicating product design.
- During an ESD strike, the amplifier's ESD structures are the only path to system ground. Thus, the amplifier must be able to withstand the full energy from an ESD strike.
- When using the headphone jack as a line out to other equipment, the bias voltage on the sleeve may conflict with the ground potential from other equipment, resulting in possible damage to the amplifiers.

Charge Pump

The MAX97002's dual-mode charge pump generates both the positive and negative power supply for the headphone amplifier. To maximize effficiency, both the charge pump's switching frequency and output voltage change based on signal level.

When the input signal level is less than 10% of V_{DD} the switching frequency is reduced to a low rate. This minimizes switching losses in the charge pump. When the input signal exceeds 10% of V_{DD} , the switching frequency increases to support the load current.

For input signals below 25% of V_{DD}, the charge pump generates $\pm(VDD/2)$ to minimize the voltage drop across the amplifier's power stage and thus improves efficiency. Input signals that exceed 25% of V_{DD} cause the charge pump to output \pm V_{DD}. The higher output voltage allows for full output power from the headphone amplifier.

To prevent audible glitches when transitioning from the \pm (V_{DD}/2) output mode to the \pm V_{DD} output mode, the charge pump transitions very quickly. This quick change draws significant current from VDD for the duration of the transition. The bypass capacitor on V_{DD} supplies the required current and prevent droop on V_{DD}.

The charge pump's dynamic switching mode can be turned off through the I2C interface. The charge pump can then be forced to output either $\pm(VDD/2)$ or $\pm VDD$ regardless of input signal level.

Class H Operation

A Class H amplifier uses a Class AB output stage with power supplies that are modulated by the output signal. In the case of the MAX97002, two nominal power-supply differentials of 1.8V (+0.9V to -0.9V) and 3.6V (+1.8V to -1.8V) are available from the charge pump. Figure 7 shows the operation of the output voltage dependent power supply.

Low-Power Mode

To minimize power consumption when using the headphone amplifier, enable the low-power mode. In this mode, the headphone mixers and volume control are bypassed and shutdown.

I2C Slave Address

The MAX97002 uses a slave address of 0x9A or 1001101R/W. The address is defined as the 7 most significant bits (MSBs) followed by the read/write bit. Set the read/ write bit to 1 to configure the MAX97002 to read mode. Set the read/write bit to 0 to configure the MAX97002 to write mode. The address is the first byte of information sent to the MAX97002 after the START (S) condition.

Figure 7. Class H Operation

I2C Registers

Nine internal registers program the MAX97002. Table 1 lists all of the registers, their addresses, and power-onreset states. Register 0xFF indicates the device revision.

Write zeros to all unused bits in the register table when updating the register, unless otherwise noted. Tables 2–7 describe each bit.

Table 1. Register Map

Table 2. Input Register

Mixers

MAX97002

ZOOZ6XVW

Table 3. Mixer Registers

Volume Control

MAX97002 *MAX97002*

Table 4. Volume Control Registers

Table 4. Volume Control Registers (continued)

Table 4. Volume Control Registers (continued)

Distortion Limiter

Table 5. Distortion Limiter Register

Power Management

Table 6. Power Management Register

Charge-Pump Control

Table 7. Charge-Pump Control Register

I2C Serial Interface

The MAX97002 features an I²C/SMBus™-compatible, 2-wire serial interface consisting of a serial-data line (SDA) and a serial-clock line (SCL). SDA and SCL facilitate communication between the MAX97002 and the master at clock rates up to 400kHz. Figure 1 shows the 2-wire interface timing diagram. The master generates SCL and initiates data transfer on the bus. The master device writes data to the MAX97002 by transmitting the proper slave address followed by the register address and then the data word. Each transmit sequence is framed by a START (S) or REPEATED START (Sr) condition and a STOP (P) condition. Each word transmitted to the MAX97002 is 8 bits long and is followed by an acknowledge clock pulse. A master reading data from the MAX97002 transmits the proper slave address followed by a series of nine SCL pulses. The MAX97002 transmits data on SDA in sync with the master-generated SCL pulses. The master acknowledges receipt of each byte of data. Each read sequence is framed by a START or REPEATED START condition, a not acknowledge, and a STOP condition. SDA operates as both an input and an open-drain output. A pullup resistor, typically greater than 500 Ω , is required on SDA. SCL operates only as an input. A pullup resistor, typically greater than 500 Ω , is required on SCL if there are multiple masters on the bus, or if the single master has an open-drain SCL output. Series resistors in line with SDA and SCL are optional. Series resistors protect the digital inputs of the MAX97002 from high voltage spikes on the bus lines and minimize crosstalk and undershoot of the bus signals.

Bit Transfer

One data bit is transferred during each SCL cycle. The data on SDA must remain stable during the high period of the SCL pulse. Changes in SDA while SCL is high are control signals (see the *START and STOP Conditions* section).

START and STOP Conditions

SDA and SCL idle high when the bus is not in use. A master initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA while SCL is high (Figure 8). A START condition from the master signals the beginning of a transmission to the MAX97002. The master terminates transmission, and frees the bus, by issuing a STOP condition. The bus remains active if a REPEATED START condition is generated instead of a STOP condition.

Figure 8. START, STOP, and REPEATED START Conditions

Early STOP Conditions

The MAX97002 recognizes a STOP (P) condition at any point during data transmission except if the STOP condition occurs in the same high pulse as a START (S) condition. For proper operation, do not send a STOP condition during the same SCL high pulse as the START condition.

Slave Address

The slave address is defined as the seven most significant bits (MSBs) followed by the read/write bit. For the MAX97002 the 7 MSBs are 1001101. Setting the read/write bit to 1 (slave address $= 0x9B$) configures the MAX97002 for read mode. Setting the read/write bit to 0 (slave address = 0x9A) configures the MAX97002 for write mode. The address is the first byte of information sent to the MAX97002 after the START condition.

Acknowledge

The acknowledge bit (ACK) is a clocked 9th bit that the MAX97002 uses to handshake receipt each byte of data when in write mode (Figure 9). The MAX97002 pulls down SDA during the entire master-generated 9th clock pulse if the previous byte is successfully received. Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master retries communication. The master pulls down SDA during the 9th clock cycle to acknowledge receipt of data when the MAX97002 is in read mode. An acknowledge is sent by the master after each read byte to allow data transfer to continue. A not-acknowledge is

sent when the master reads the final byte of data from the MAX97002, followed by a STOP condition.

Write Data Format

A write to the MAX97002 includes transmission of a START condition, the slave address with the R/\overline{W} bit set to 0, one byte of data to configure the internal register address pointer, one or more bytes of data, and a STOP condition. Figure 10 illustrates the proper frame format for writing one byte of data to the MAX97002. Figure 11 illustrates the frame format for writing n-bytes of data to the MAX97002.

The slave address with the R \overline{W} bit set to 0 indicates that the master intends to write data to the MAX97002. The MAX97002 acknowledges receipt of the address byte during the master-generated 9th SCL pulse.

The second byte transmitted from the master configures the MAX97002's internal register address pointer. The pointer tells the MAX97002 where to write the next byte of data. An acknowledge pulse is sent by the MAX97002 upon receipt of the address pointer data.

The third byte sent to the MAX97002 contains the data that is written to the chosen register. An acknowledge pulse from the MAX97002 signals receipt of the data byte. The address pointer autoincrements to the next register address after each received data byte. This autoincrement feature allows a master to write to sequential registers within one continuous frame. The master signals the end of transmission by issuing a STOP condition. Register addresses greater than 0x09 are reserved. Do not write to these addresses.

Figure 9. Acknowledge

Figure 10. Writing One Byte of Data to the MAX97002

Figure 11. Writing n-Bytes of Data to the MAX97002

Read Data Format

Send the slave address with the R/\overline{W} bit set to 1 to initiate a read operation. The MAX97002 acknowledges receipt of its slave address by pulling SDA low during the 9th SCL clock pulse. A START (S) command followed by a read command resets the address pointer to register 0x00.

The first byte transmitted from the MAX97002 is the contents of register 0x00. Transmitted data is valid on the rising edge of SCL. The address pointer autoincrements after each read data byte. This autoincrement feature allows all registers to be read sequentially within one continuous frame. A STOP condition can be issued after any number of read data bytes. If a STOP (P) condition is issued followed by another read operation, the first data byte to be read is from register 0x00.

The address pointer can be preset to a specific register before a read command is issued. The master presets the address pointer by first sending the MAX97002's slave address with the R \overline{W} bit set to 0 followed by the register address. A REPEATED START (Sr) condition is then sent followed by the slave address with the R/\overline{W} bit set to 1. The MAX97002 then transmits the contents of the specified register. The address pointer autoincrements after transmitting the first byte.

The master acknowledges receipt of each read byte during the acknowledge clock pulse. The master must acknowledge all correctly received bytes except the last byte. The final byte must be followed by a not acknowledge from the master and then a STOP condition. Figure 12 illustrates the frame format for reading one byte from the MAX97002. Figure 13 illustrates the frame format for reading multiple bytes from the MAX97002.

MAX97002

MAX97002

Figure 13. Reading n-Bytes of Data from the MAX97002

Applications Information

Filterless Class D Operation

Traditional Class D amplifiers require an output filter to recover the audio signal from the amplifier's output. The filters add cost, increase the solution size of the amplifier, and can decrease efficiency and THD+N performance. The traditional PWM scheme uses large differential output swings (2 x V_{DD(P-P)}) and causes large ripple currents. Any parasitic resistance in the filter components results in a loss of power, lowering the efficiency.

The MAX97002 does not require an output filter. The device relies on the inherent inductance of the speaker coil and the natural filtering of both the speaker and the human ear to recover the audio component of the square-wave output. Eliminating the output filter results in a smaller, less costly, more efficient solution.

Because the frequency of the MAX97002 output is well beyond the bandwidth of most speakers, voice coil movement due to the square-wave frequency is very small. Although this movement is small, a speaker not designed to handle the additional power can be damaged. For optimum results, use a speaker with a series inductance > 10 μ H. Typical 8 Ω speakers exhibit series inductances in the 20µH to 100µH range.

RF Susceptibility

GSM radios transmit using time-division multiple access (TDMA) with 217Hz intervals. The result is an RF signal with strong amplitude modulation at 217Hz and its harmonics that are easily demodulated by audio amplifiers. The MAX97002 is designed specifically to reject RF signals; however, PCB layout has a large impact on the susceptibility of the end product.

In RF applications, improvements to both layout and component selection decreases the MAX97002's susceptibility to RF noise and prevent RF signals from being demodulated into audible noise. Trace lengths should be kept below 1/4 of the wavelength of the RF frequency of interest. Minimizing the trace lengths prevents them from functioning as antennas and coupling RF signals into the MAX97002. The wavelength (λ) in meters is given by:

$$
\lambda\,=\,c/f
$$

where $c = 3 \times 10^8$ m/s, and $f =$ the RF frequency of interest.

Route the audio signals on the middle layers of the PCB to allow the ground planes above and below to shield them from RF interference. Ideally, the top and bottom layers of the PCB should primarily be ground planes to create effective shielding.

Additional RF immunity can also be obtained from relying on the self-resonant frequency of capacitors as it exhibits the frequency response similar to a notch filter. Depending on the manufacturer, 10pF to 20pF capacitors typically exhibit self resonance at RF frequencies. These capacitors when placed at the input pins can effectively shunt the RF noise at the inputs of the MAX97002. For these capacitors to be effective, they must have a lowimpedance, low-inductance path to the ground plane. Do not use microvias to connect to the ground plane as these vias do not conduct well at RF frequencies.

Component Selection Optional Ferrite Bead Filter

Additional EMI suppression can be achieved using a filter constructed from a ferrite bead and a capacitor to ground (Figure 14). Use a ferrite bead with low DC resistance, high-frequency (> 600MHz) impedance between 100Ω and 600 Ω , and rated for at least 1A. The capacitor value varies based on the ferrite bead chosen and the actual speaker lead length. Select a capacitor less than 1nF based on EMI performance.

Input Capacitor

An input capacitor, CIN, in conjunction with the input impedance of the MAX97002 line inputs forms a highpass filter that removes the DC bias from an incoming analog signal. The AC-coupling capacitor allows the amplifier to automatically bias the signal to an optimum DC level. Assuming zero-source impedance, the -3dB point of the highpass filter is given by:

$$
f_{-3dB} = \frac{1}{2\pi R_{IN}C_{IN}}
$$

Choose CIN such that f-3dB is well below the lowest frequency of interest. For best audio quality, use capacitors whose dielectrics have low-voltage coefficients, such as tantalum or aluminum electrolytic. Capacitors with highvoltage coefficients, such as ceramics, may result in increased distortion at low frequencies.

Charge-Pump Capacitor Selection

Use capacitors with an ESR less than 100m Ω for optimum performance. Low-ESR ceramic capacitors minimize the output resistance of the charge pump. Most surfacemount ceramic capacitors satisfy the ESR requirement. For best performance over the extended temperature range, select capacitors with an X7R dielectric.

Figure 14. Optional Class D Ferrite Bead Filter

Charge-Pump Flying Capacitor

The value of the flying capacitor (connected between C1N and C1P) affects the output resistance of the charge pump. A value that is too small degrades the device's ability to provide sufficient current drive, which leads to a loss of output voltage. Increasing the value of the flying capacitor reduces the charge-pump output resistance to an extent. Above 1µF, the on-resistance of the internal switches and the ESR of external chargepump capacitors dominate.

Charge-Pump Holding Capacitor

The holding capacitor (bypassing HPVDD and HPVSS) value and ESR directly affect the ripple on the supply. Increasing the capacitor's value reduces output ripple. Likewise, decreasing the ESR reduces both ripple and output resistance. Lower capacitance values can be used in systems with low maximum output power levels. See the Output Power vs. Load Resistance graph in the *Typical Operating Characteristic*s for more information

Supply Bypassing, Layout, and Grounding

Proper layout and grounding are essential for optimum performance. Use a large continuous ground plane on a dedicated layer of the PCB to minimize loop areas. Connect GND directly to the ground plane using the shortest trace length possible. Proper grounding improves audio performance, minimizes crosstalk between channels, and prevents any digital noise from coupling into the analog audio signals.

Place the capacitor between C1P and C1N as close to the MAX97002 as possible to minimize trace length from C1P to C1N. Inductance and resistance added between C1P and C1N reduce the output power of the headphone amplifier. Bypass HPVDD and HPVSS with capacitors located close to the pins with a short trace length to GND. Close decoupling of HPVDD and HPVSS minimizes supply ripple and maximizes output power from the headphone amplifier.

Bypass PVDD to GND with as little trace length as possible. Connect OUTP and OUTN to the speaker using the shortest and widest traces possible. Reducing trace length minimizes radiated EMI. Route OUTP/OUTN as a differential pair on the PCB to minimize the loop area, thereby reducing the inductance of the circuit. If filter components are used on the speaker outputs, be sure to locate them as close as possible to the MAX97002 to ensure maximum effectiveness. Minimize the trace length from any ground tied passive components to GND to further minimize radiated EMI.

An evaluation kit (EV kit) is available to provide an example layout for the MAX97002. The EV kit allows quick setup of the MAX97002 and includes easy-to-use software, allowing all internal registers to be controlled.

WLP Applications Information

For the latest application details on WLP construction, dimensions, tape carrier information, PCB techniques, bump-pad layout, and the recommended reflow temperature profile, as well as the latest information on reliability testing results, refer to the Application Note 1891: *Wafer-Level Packaging (WLP) and Its Applications* on Maxim's website at **www.maxim-ic.com/ucsp**. See Figure 15 for the recommended PCB footprint for the MAX97002.

Figure 15. Recommended PCB Footprint

Package Information

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages.** Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Revision History

NAX97002 *MAX97002*

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 2000 2000 237

© 2010 Maxim Integrated Products Maxim is a registered trademark of Maxim Integrated Products, Inc.

ООО "ЛайфЭлектроникс" "LifeElectronics" LLC

ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 30101810900000000703 БИК 044030703

 Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

 Мы предлагаем:

- *Конкурентоспособные цены и скидки постоянным клиентам.*
- *Специальные условия для постоянных клиентов.*
- *Подбор аналогов.*
- *Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.*
- *Приемлемые сроки поставки, возможна ускоренная поставка.*
- *Доставку товара в любую точку России и стран СНГ.*
- *Комплексную поставку.*
- *Работу по проектам и поставку образцов.*
- *Формирование склада под заказчика.*
- *Сертификаты соответствия на поставляемую продукцию (по желанию клиента).*
- *Тестирование поставляемой продукции.*
- *Поставку компонентов, требующих военную и космическую приемку.*
- *Входной контроль качества.*
- *Наличие сертификата ISO.*

 В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- *Регистрацию проекта у производителя компонентов.*
- *Техническую поддержку проекта.*
- *Защиту от снятия компонента с производства.*
- *Оценку стоимости проекта по компонентам.*
- *Изготовление тестовой платы монтаж и пусконаладочные работы.*

 Tел: +7 (812) 336 43 04 (многоканальный) Email: org@lifeelectronics.ru

www[.lifeelectronics.ru](http://lifeelectronics.ru/)