# RENESAS

NOT RECOMMENDED FOR NEW DESIGNS Contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc

## TW2836

4-Channel Video QUAD/MUX Controller for Security Applications

FN7741 Rev. 1.00 July 2, 2012

DATASHEET

The TW2836 has four high quality NTSC/PAL video decoders, dual color display controllers and dual video encoders. The TW2836 contains four built-in analog anti-aliasing filters, four 10 bit Analog-to-Digital converters, and proprietary digital gain/clamp controller, high quality Y/C separator to reduce cross-noise and high performance free scaler. Four built-in motion, blind and night detectors can increase the security system feature. The TW2836 has flexible video display/record/playback controller, including basic display and MUX functions. The TW2836 also has an excellent graphic overlay function that displays bitmap for OSD, single box, 2D array box, and mouse pointer. The built-in channel ID CODEC allows auto decoding and displaying during playback and the additional scaler on the playback supports multi-cropping function of the same field or frame image. The TW2836 contains two video encoders with three 10 bit Digital-to-Analog converters to provide 2 composite or S-video. The TW2836 can be extended up to 8/16 channel video controller using chip-to-chip cascade connection.

## **Features**

#### Four Video Decoders

- Accepts all NTSC(M/N/4.43) / PAL(B/D/G/H/I/K/L/M/N/60) standards with auto detection
- Integrated four video analog anti-aliasing filters and 10 bit CMOS ADCs
- High performance adaptive 4H comb filters for all NTSC/PAL standards
- IF compensation filter for improvement of color demodulation

- Color Transient Improvement (CTI)
- Automatic white peak control
- Programmable hue, saturation, contrast, brightness and sharpness
- High performance horizontal and vertical scaler for each path including playback input
- Fast video locking system for non-realtime application
- Four built-in motion detectors with 16X12 cells and blind and night detectors
- Additional digital input for playback with ITU-R BT.656 standard
- Auto cropping / strobe for playback input with Channel ID decoder
- Supports four channel full D1 record mode

### **Dual Video Controllers**

- Supports full triplex function with 4ch live, 4ch playback display and 4ch record output
- Analog/Digital channel ID CODEC for record and playback application
- Supports adaptive median filter for Record
- Supports pseudo 8 channel and/or dual page mode
- Horizontal/Vertical mirroring for each channel
- Last image captured when video-loss detected
- Auto sequence switch with 128 queues and/or manual switch by interrupt for record path
- Channel skip in auto sequence switch for record path when video-loss detected
- Image enhancement for zoomed or still image in display path



- High performance 2X zoom to horizontal
- Extendable up to 8/16 channel video controller using cascade connection
- Quad MUX switch with 32 queues and/or manual control by interrupt for record path
- 64 color bitmap OSD overlay with 720x480 in NTSC / 720x588 resolution in PAL
- Four programmable single boxes and four 2D arrayed boxes overlay
- Mouse pointer overlay

#### **Dual Video Encoders**


- Dual path digital outputs with ITU-R BT.656 standard
- Dual path analog outputs with all analog NTSC/PAL standards
- Programmable bandwidth of luminance and chrominance signal for each path
- Three 10 bit video CMOS DACs

and vertical direction for display path

## Applications

- Analog QUAD/MUX System
- 4/8/16 Channel DVR System
- Car Rear Vision System
- Hair Shop System
- Dental Care System





VIN1B-

RENESAS

VIN2B-

VIN3B-

VIN0B-

## **Block Diagram**



Ordering Information									
PART NUMBER	PART MARKING	PACKAGE (Pb-free)							
TW2836-BA1-GR (Note 1)	TW2836 DABA1-GR	256 Ld LBGA							
TW2836-PA1-GE (Note 2)	TW2836 DAPA1-GE	208 Ld PQFP							

NOTE:

- These Intersil Pb-free WLCSP and BGA packaged products employ special Pb-free material sets; molding compounds/die attach materials and SnAgCu - e1 solder ball terminals, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free WLCSP and BGA packaged products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.



## Table of Contents

Pin Descriptions	8
Pin Diagram	14
Functional Description	
Video Input	
Analog Video Input	
Anti-aliasing Filter	
Analog-to-Digital Converter	19
Sync Processing	
Color Decoding	21
Luminance Processing	
Chrominance Processing	
Realtime Record Mode	
Digital Video Input	
Digital Video Input Format	
Channel ID Decoder	
Cropping and Scaling Function	
Cropping Function for Live	
Scaling Function for Live	
Cropping and Scaling Function for Playback	
Motion Detection	
Mask and Detection Region Selection	
Sensitivity Control	
Sensitivity Control Level Sensitivity	
-	
Level Sensitivity	
Level Sensitivity	
Level Sensitivity Spatial Sensitivity Temporal Sensitivity	
Level Sensitivity Spatial Sensitivity Temporal Sensitivity Velocity Control	
Level Sensitivity Spatial Sensitivity Temporal Sensitivity Velocity Control Blind Detection	
Level Sensitivity Spatial Sensitivity Temporal Sensitivity Velocity Control Blind Detection Night Detection	
Level Sensitivity Spatial Sensitivity Temporal Sensitivity Velocity Control Blind Detection Night Detection <b>Video Control</b>	38 38 38 38 38 39 41 41 41 41 41 42 43
Level Sensitivity	
Level Sensitivity	
Level Sensitivity	
Level Sensitivity	38 38 38 38 38 39 41 41 41 41 41 41 42 43 43 44 44 44 44 44
Level Sensitivity	
Level Sensitivity	
Level Sensitivity	38 38 38 38 38 39 41 41 41 41 42 43 44 44 44 44 45 45 47 51 51 51



Last Image Captured	
Horizontal / Vertical Mirroring	
Field to Frame Conversion	
Display Path Control	53
Save and Recall Function	53
Image Enhancement	54
Zoom Function	54
Picture Size and Popup Control	55
Full Triplex Function	56
Playback Path Control	57
Frame Record Mode	59
DVR Normal Record Mode	61
DVR Frame Record Mode	62
Record Path Control	64
Normal Record Mode	65
Frame Record Mode	66
DVR Normal Record Mode	67
DVR Frame Record Mode	68
Noise Reduction	69
Channel ID Encoder	70
Channel ID Information	70
Analog Type Channel ID in VBI	73
Digital Type Channel ID in VBI	74
Digital Type Channel ID in Channel Boundary	75
Chip-to-Chip Cascade Operation	76
Channel Priority Control	76
120 CIF/Sec Record Mode	78
240 CIF/Sec Record Mode	79
480 CIF/Sec Record Mode	
Infinite Cascade Mode for Display Path	
OSD (On Screen Display) Control	
2 Dimensional Arrayed Box	
Bitmap Overlay	
Single Box	
Mouse Pointer	
Video Output	90
Timing Interface and Control	91
Analog Video Output	
Output Standard Selection	
Luminance Filter	94
Chrominance Filter	94
Digital-to-Analog Converter	

Digital Video Output	96
Single Output Mode	97
Dual Output Mode	98
Host Interface	99
Serial Interface	100
Parallel Interface	102
Interrupt Interface	104
MPP Pin Interface	105
Control Register	106
Register Map	106
Recommended Value	115
Register Description	120
Parametric Information	231
DC Electrical Parameters	231
AC Electrical Parameters	233
Application Schematic	237
Package Dimension	238
Revision History	240



## **Pin Descriptions**

Analog Interface Pins

Name	Nun	nber	Turne	Description	
Name	QFP	LBGA	Туре	Description	
VIN0A	166	B12	А	Composite video input A of channel 0.	
VIN0B	167	C12	А	Composite video input B of channel 0.	
VIN1A	170	B11	А	Composite video input A of channel 1.	
VIN1B	171	C11	А	Composite video input B of channel 1.	
VIN2A	176	B10	А	Composite video input A of channel 2.	
VIN2B	177	C10	А	Composite video input B of channel 2.	
VIN3A	180	B9	А	Composite video input A of channel 3.	
VIN3B	181	C9	А	Composite video input B of channel 3.	
VAOYX	184	C8	А	Analog video output.	
VAOCX	186	D8	А	Analog video output.	
VAOYY	189	C7	А	Analog video output.	
NC	191	D7	А	No connection.	
NC	197	B6	А	No connection.	
NC	198	C6	А	No connection.	
NC	199	B5	А	No connection.	
NC	200	C5	А	No connection.	
NC	194	D5	Α	No connection.	



#### **Digital Video Interface Pins**

Nomo	Name		Tuno	Description		
Name	QFP	LBGA	Туре	Description		
VDOX [7:0]	8,9, 10,11, 13,14, 15,16	C1,C2, D2,D3, E1,E2, E3,E4	0	Digital video data output for display path. Or link signal for multi-chip connection.		
VDOY [7:0]	33,34, 36,37, 38,39, 40,42	J4,K2, K3,L1, L2,L3, L4,M1	ο	Digital video data output for record path.		
CLKVDOX	17	F1	0	Clock output for VDOUTX.		
CLKVDOY	32	J3	0	Clock output for VDOUTY		
HSENC	21	F4	0	Encoder horizontal sync.		
VSENC	20	F3	0	Encoder vertical sync. Or link signal for multi-chip connection.		
FLDENC	19	F2	0	Encoder field flag.		
PBDIN[7:0]	43,44, 45,46, 48,49, 50,51	M2,M3, M4,N2, N3,P1, P2,R1	I	Video data of playback input.		
PBCLK	54	R2	I	Clock of playback input.		
NC	27	H3	0	No connection.		
NC	26	H2	0	No connection.		
NC	25	H1	0	No connection.		
NC	23	G3	0	No connection.		
NC	31	J2	I	No connection.		
NC	30	J1	I	No connection.		
NC	28	H4	I	No connection.		
NC	137	F15	I	No connection.		
NC	22	G2	0	No connection.		



#### Multi-purpose Pins

Name	Nun	nber	Turne	Description	
INAITIE	QFP	LBGA	Туре	Description	
HLINKI	138	F14	I/O	Link signal for multi-chip connection.	
VLINKI	140	F13	Ι	Link signal for multi-chip connection.	
DLINKI[7:0]	149,148, 147,146, 144,143, 142,141		I/O	Link signal for multi-chip connection. Or decoder's bypassed data output. Or decoder's timing signal output. Or general purpose input/output.	
MPP1[7:0]	204,205, 206,207, 2,3, 4,5		I/O	Decoder's bypassed data output. Or decoder's timing signal output. Or general purpose input/output.	
MPP2[7:0]	152,153, 154,155, 158,159, 160,161		I/O	Decoder's bypassed data output. Or decoder's timing signal output. Or general purpose input/output.	
CLKMPP1	7	B1	0	Clock output for MPP1 data.	
CLKMPP2	150	C14	0	Clock output for MPP2 data.	



#### **Memory Interface Pins**

Name	Number		Туре	Description	
Name	QFP	LBGA	туре	Description	
DATA[31:0]	120,121, 123,124, 125,126, 127,129, 130,131, 132,134,		I/O	SDRAM data bus.	
ADDR[10:0]	97,98, 100,101, 102,103,	N12,R13, P13,T14, R14,P14, T15,R15, R16,P16, P15	0	SDRAM address bus. ADDR[10] is AP.	
BA1	109	N15	0	SDRAM bank1 selection.	
BA0	111	N14	0	SDRAM bank0 selection.	
RASB	113	M15	0	SDRAM row address selection.	
CASB	114	M14	0	SDRAM column address selection.	
WEB	115	M13	0	SDRAM write enable.	
DQM	117	L16	0	SDRAM write mask.	
CLK54MEM	112	M16	0	SDRAM clock.	



#### **System Control Pins**

Nomo	Name		Tuno	Description
Name	QFP	LBGA	Туре	Description
TEST	164	D12	I	Only for the test purpose. Must be connected to VSSO.
RSTB	73	P7	I	System reset. Active low.
IRQ	72	R7	0	Interrupt request signal.
HDAT[7:0]	62,63, 65,66, 67,68, 69,71	T5,R5, P5,N5, T6,R6, P6,N6	I/O	Data bus for parallel interface. HDAT[7] is serial data for serial interface. HDAT[6:1] is slave address[6:1] for serial interface.
HWRB	61	P4	I	Write enable for parallel interface. VSSO for serial interface.
HRDB	60	R4	I	Read enable for parallel interface. VSSO for serial interface.
HALE	59	P3	I	Address line enable for parallel interface. Serial clock for serial interface.
HCSB1	57	R3	I	Chip select 1 for parallel interface. VSSO for serial interface.
HCSB0	56	Т3	I	Chip select 0 for parallel interface. Slave address[0] for serial interface.
HSPB	55	T2	I	Select serial/parallel host interface.
CLK54I	74	Т8	I	54MHz system clock.




#### **Power / Ground Pins**

Name	Nun	nber	Туре	Description		
Name	QFP	LBGA	туре	Description		
VDDO	18,47, 64,93, 110,139, 157,208	A1,A16, K1,K16, T1,T7, T10,T16	Ρ	Digital power for output driver 3.3V.		
VDDI	6,24, 41,58, 99,116, 133,151,	D1,D16, G1,G16, N1,N16, T4,T13	Ρ	Digital power for internal logic 1.8V.		
VDDADC	165,172, 173,175, 182	A8,A9, A10,A11, A12	Ρ	Analog power for ADC 1.8V.		
VSSADC	168,169, 174,178, 179	D10,D11, D13,E11, E12	G	Analog ground for ADC 1.8V.		
VDDDAC	185,187, 190,193, 201	A5,A6, A7,B7, B8	Ρ	Analog power for DAC 1.8V.		
VSSDAC	183,188, 192,195, 196	D4,D6, D9,E5, E6,E7, E8,E9, E10	G	Analog ground for DAC 1.8V.		
VSS	1,12, 29,35, 52,53, 70,75, 81,87, 104,105, 122,128, 145,156, 162,163, 202,203	F5~F12, G4~G13, H5~H12, J5~J12, K4~K13, L5~L12, M5~M12, N4,N7, N10,N13	G	Ground.		



## Pin Diagram

208 QFP Pin Diagram (Top -> Bottom View)



#### 256 LBGA Pin Diagram (Top->Bottom View)

	A	В	С	D	Е	F	G	Н	J	К	L	М	Ν	Ρ	R	Т	
16	VDDO	MPP2 [7]	DLINKI [6]	VDDI	DLINKI [0]	DATA [0]	VDDI	DATA [6]	DATA [10]	VDDO	DQM	CLK 54MEM	VDDI	ADDR [1]	ADDR [2]	VDDO	16
15	MPP2 [5]	MPP2 [6]	DLINKI [7]	DLINKI [4]	DLINKI [1]	NC	DATA [2]	DATA [5]	DATA [9]	DATA [12]	DATA [15]	RASB	BA1	ADDR [0]	ADDR [3]	ADDR [4]	15
14	MPP2 [4]	MPP2 [3]	CLK MPP2	DLINKI [5]	DLINKI [2]	HLINKI	DATA [1]	DATA [4]	DATA [8]	DATA [11]	DATA [14]	CASB	BA0	ADDR [5]	ADDR [6]	ADDR [7]	14
13	MPP2 [2]	MPP2 [1]	MPP2 [0]	VSS	DLINKI [3]	VLINKI	VSS	DATA [3]	DATA [7]	VSS	DATA [13]	WEB	VSS	ADDR [8]	ADDR [9]	VDDI	13
12	VDD ADC	VINOA	VINOB	TEST	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	ADDR [10]/AP	DATA [16]	DATA [17]	DATA [18]	12
11	VDD ADC	VIN1A	VIN1B	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	DATA [19]	DATA [20]	DATA [21]	DATA [22]	11
10	VDD ADC	VIN2A	VIN2B	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	DATA [23]	DATA [24]	VDDO	10
9	VDD ADC	VIN3A	VIN3B	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	DATA [25]	DATA [26]	DATA [27]	DATA [28]	9
8	VDD ADC	VDD DAC	VAOYX	VAOCX	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	DATA [29]	DATA [30]	DATA [31]	CLK54I	8
7	VDD DAC	VDD DAC	VAOYY	NC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	RSTB	IRQ	VDDO	7
6	VDD DAC	NC	NC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	HDAT [0]	HDAT [1]	HDAT [2]	HDAT [3]	6
5	VDD DAC	NC	NC	NC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	HDAT [4]	HDAT [5]	HDAT [6]	HDAT [7]	5
4	MPP1 [7]	MPP1 [6]	MPP1 [5]	VSS	VDOX [0]	HS ENC	VSS	NC	VDOY [7]	VSS	VDOY [1]	PBDIN [5]	VSS	HWRB	HRDB	VDDI	4
3	MPP1 [4]	MPP1 [3]	MPP1 [2]	VDOX [4]	VDOX [1]	VS ENC	NC	NC	CLK VDOY	VDOY [5]	VDOY [2]	PBDIN [6]	PBDIN [3]	HALE	HCSB1	HCSB0	3
2	MPP1 [1]	MPP1 [0]	VDOX [6]	VDOX [5]	VDOX [2]	FLD ENC	NC	NC	NC	VDOY [6]	VDOY [3]	PBDIN [7]	PBDIN [4]	PBDIN [1]	PB CLK	HSPB	2
1	VDDO	CLK MPP1	VDOX [7]	VDDI	VDOX [3]	CLK VDOX	VDDI	NC	NC	VDDO	VDOY [4]	VDOY [0]	VDDI	PBDIN [2]	PBDIN [0]	VDDO	1
	Α	В	С	D	Е	F	G	Н	J	к	L	М	N	Р	R	т	/



## **Functional Description**

#### Video Input

The TW2836 has 5 input interfaces that consist of 1 digital video input and 4 analog composite video inputs. Four analog video inputs are converted to digital video stream through 10 bits ADC and luminance/chrominance processor in built-in four video decoders. One digital input for playback application are decoded by internal ITU-R BT656 decoder and then fed to video control part and channel ID decoder. Each built-in video decoder has its own motion detector and dual scaler. Four additional scalers are also embedded for playback display application. The structure of video input is shown in the following Fig 1.




Fig 1 The structure of video input



#### TW2836

For the special 4ch real-time record application, the TW2836 supports 4 realtime video decoder outputs through the multi-purpose output pins (MPP1[7:0] and MPP2[7:0]).



#### **Analog Video Input**

The TW2836 supports all NTSC/PAL video standards for analog input and contains automatic standard detection circuit. Automatic standard detection can be overridden by writing the value into the IFMTMAN and IFORMAT (0x01, 0x11, 0x21, and 0x31) registers. Even if video loss is detected, the TW2836 can be forced to free-running in a particular video standard mode by IFORMAT register. The Table 1 shows the video input standards supported by TW2836.

IFORMAT	PEDEST	Format	Line/Fv (Hz)	Fh (KHz)	Fsc (MHz)	
0	0	PAL-BDGHI	625/50	15.625	4.43361875	
0	1	PAL-N*	625/50	15.625	4.43301075	
1	1	PAL-M*	525/59.94	15.734	3.57561149	
2	0	PAL-NC	625/50	15.625	3.58205625	
3	0	PAL-60	525/59.94	15.734	4.43361875	
4	0	NTSC-J	525/59.94	15.734	2 570545	
4	4 1		525/59.94	15.754	3.579545	
5	1	NTSC-4.43*	525/59.94	15.734	4.43361875	
6	0	NTSC-N	625/50	15.625	3.579545	

Table 1 Video input standards

Notes: \* 7.5 IRE Setup



#### **Anti-aliasing Filter**

The TW2836 contains an anti-aliasing filter to prevent out-of-band frequency in analog video input signal. So there is no need of external components in analog input pin except ac coupling capacitor and termination resistor. The following Fig 2 shows the frequency response of the anti-aliasing filter.




Fig 2. The frequency response of anti-aliasing filter

#### Analog-to-Digital Converter

The TW2836 contains four 10-bit ADC (Analog to Digital Converters) to digitize the analog video inputs. Each ADC has two analog switches that are controlled by the ANA\_SW (0x0D, 0x1D, 0x2D, and 0x3D) register. The ADC can also be put into power-down mode by the ADC\_PWDN (0x4C) register.



#### Sync Processing

The sync processor of the TW2836 detects horizontal and vertical synchronization signals in the composite video signal. The TW2836 utilizes proprietary technology for locking to weak, noisy, or unstable signals such as those from on air signal or fast forward/backward play of VCR system.

A digital gain and clamp control circuit restores the ac coupled video signal to a fixed dc level. The clamping circuit provides line-by-line restoration of the video pedestal level to a fixed dc reference voltage. In no AGC mode, the gain control circuit adjusts only the video sync gain to achieve desired sync amplitude so that the active video is bypassed regardless of the gain control. But when AGC mode is enabled, both active video and sync are adjusted by the gain control.

The horizontal synchronization processor contains a sync separator, a PLL and the related decision logic. The horizontal sync separator detects the horizontal sync by examining low-pass filtered video input whose level is lower than a threshold. Additional logic is also used to avoid false detection on glitches. The horizontal PLL locks onto the extracted horizontal sync in all conditions to provide jitter free image output. In case of missing horizontal sync, the PLL is on free running status that matches the standard raster frequency.

The vertical sync separator detects the vertical synchronization pattern in the input video signals. The field status is determined at vertical synchronization time. When the location of the detected vertical sync is inline with a horizontal sync, it indicates a frame start or the odd field start. Otherwise, it indicates an even field.



#### **Color Decoding**

The digitized composite video data at 2X pixel clock rate first passes through decimation filter. The decimation filter is required to achieve optimum performance and prevent high frequency components from being aliased back into the video image. The following Fig 3 shows the frequency characteristic of the decimation filter.




Fig 3 The frequency characteristic of the decimation Filter

The adaptive comb filter is used for high performance luminance/chrominance separation from NTSC/PAL composite video signals. The comb filter improves the luminance resolution and reduces noise such as cross-luminance and cross-color. The adaptive algorithm eliminates most of errors without introducing new artifacts or noise. To accommodate some viewing preferences, additional chrominance trap filters are also available in the luminance path.



Fig 4 and Fig 5 show the frequency response of notch filter for each system NTSC and PAL.




Fig 4 The frequency response of luminance notch filter for NTSC




Fig 5 The frequency response of luminance notch filter for PAL



#### Luminance Processing

The luminance signal separated by adaptive comb or trap filter is then fed to a peaking circuit. The peaking filter enhances the high frequency components of the luminance signal via the Y\_PEAK (0x0B, 0x1B, 0x2B, and 0x3B) register. The following Fig 6 shows the characteristics of the peaking filter for four different gain modes.




Fig 6 The frequency characteristic of luminance peaking filter

The picture contrast and brightness adjustment is provided through the CONT (0x09, 0x19, 0x29, and 0x39) and BRT (0x0A, 0x1A, 0x2A, and 0x3A) registers. The contrast adjustment range is from approximately 0 to 200 percent and the brightness adjustment is in the range of  $\pm 25$  IRE.



#### **Chrominance Processing**

The chrominance demodulation is done by first quadrature mixing for NTSC and PAL. The mixing frequency is equal to the sub-carrier frequency of NTSC and PAL. After the mixing, a LPF is used to remove 2X carrier signal and yield chrominance components. The characteristic of LPF can be selected for optimized transient color performance. The Fig 7 is showing the frequency response of chrominance LPF.




Fig 7 The frequency response of chrominance LPF

In case of a mistuned IF source, IF compensation filter makes up for any attenuation at higher frequencies or asymmetry around the color sub-carrier. The gain for the upper chrominance side band is controlled by the IFCOMP (0x46) register. The Fig 8 shows the frequency response of IF-compensation filter.






Fig 8 The frequency characteristics of IF-compensation filter

The ACC (Automatic Color gain Control) compensates for reduced chrominance amplitudes caused by high frequency suppression in video signal. The range of ACC is from –6dB to 30dB approximately. For black & white video or very weak & noisy signals, the internal color killer circuit will turn off the color. The color killing function can also be always enabled or disabled by programming CKIL (0x0C, 0x1C, 0x2C, and 0x3C) register.

The color saturation can be adjusted by changing SAT (0x08, 0x18, 0x28, and 0x38) register. The Cb and Cr gain can be also adjusted independently by programming UGAIN (0x48) and VGAIN (0x49) registers. Likewise, the Cb and Cr offset can be programmed through the U\_OFF (0x4A) and V\_OFF (0x4B) registers. Hue control is achieved with phase shift of the digitally controlled oscillator. The phase shift can be programmed through the HUE (0x07, 0x17, 0x27, and 0x37) register.

#### **Realtime Record Mode**

The TW2836 supports four channel real-time record outputs with full D1 format through the DLINKI and MPP1/2 pins. Four channel real-time record outputs are independent of display and record path mode. The TW2836 also supports H/V/F signals for each channel through the DLINKI and MPP1/2 pins. The output modes of DLINKI and MPP1/2 pins are controlled via the MPP\_MD (1xB0) and MPP\_SET (1xB1, 1xB3, and 1xB5) registers.



#### **Digital Video Input**

The TW2836 supports digital video input with 8bit ITU-R BT.656 standard for playback. This digital input is decoded in built-in ITU-R BT 656 decoder and fed to the scaler block in order to display the scaled video data. The TW2836 supports error correction mode for decoding ITU-R BT.656. The decoded video data are also transferred to channel ID decoder part for auto cropping and strobe function.

#### Digital Video Input Format

The timing of digital video input is illustrated in Fig 9.




Fig 9 Timing diagram of ITU-R BT.656 format for digital video input

The SAV and EAV sequences are shown in Table 2.

Condition			656 FVH Value			SAV/EAV Code Sequence			
Field	Vertical	Horizontal	F	V	Н	First	Second	Third	Fourth
EVEN	Blank	EAV	1	1	1	0xFF	0x00	0x00	0xF1
		SAV			0				0xEC
EVEN	Active	EAV	1	0	1				0xDA
		SAV			0				0xC7
ODD	Blank	EAV	0	1	1				0xB6
		SAV			0				0xAB
ODD	Active	EAV	0	0	1				0x9D
		SAV			0				0x80

Table 2 ITU-R BT.656 SAV and EAV code sequence

#### Channel ID Decoder

The TW2836 provides channel ID decoding function for playback input. The TW2836 supports three kinds of channel ID such as User channel ID, Detection channel ID, and auto channel ID. The User channel ID is used for customized information like system information and date. The Detection channel ID is used for detected information of current live input such as motion, video loss, blind and night detection information. The auto channel ID is employed for automatic identification of picture configuration which includes the channel number, analog switch, event, region enable and field/frame mode information. The TW2836 also supports both analog and digital type channel ID during VBI period. The digital channel ID has priority over analog channel ID. The analog type channel ID decoding is enabled via the VBI\_ENA (1x86) register and the digital type channel ID decoding is operated via VBI\_CODE\_EN (1x86) register. Additionally to detect properly the analog channel ID against noise such as VCR source, the channel ID LPF can be enabled via the VBI\_FLT\_EN (1x86) register. The decoded channel ID information is used for auto cropping / strobe function and can also be read through the host interface. The detailed auto cropping / strobe function for playback input will be described at "Cropping Function" section (page 34) and "Playback Path Control" section (page 57).

For channel ID detection mode, the TW2836 supports both automatic channel ID detection mode and manual channel ID detection mode. For an automatic channel ID detection mode, the playback input should include a run-in clock. But for a manual channel ID detection mode, the playback input can include a run-in clock or not via VBI\_RIC\_ON (1x88) register. In a manual detection mode, the TW2836 has several related register such as the VBI\_PIXEL\_HOS (1x87) to define horizontal start offset, the VBI\_FLD\_OS (1x88) to define line offset between odd and even field, the VBI\_PIXEL\_HW to define pulse width for 1 bit data, the VBI\_LINE\_SIZE (1x89) to define channel ID line size and the VBI\_LINE\_OS (1x89) to define line offset for channel ID. The VBI\_MID\_VAL (1x8A) register is used to define the threshold level between high and low. Even in automatic channel ID detection mode, the line size and bit width can be discriminated by reading the VBI\_LINE\_SIZE and VBI\_PIXEL\_HW (1xCB) register. The Fig 10 shows the relationship between channel ID and register setting.

This channel ID information can be read through the CHID\_TYPE or CHID\_VALID (1x8B), AUTO\_CHID 0/1/2/3 (1x8C~ 1x8F), DET\_CHID 0/1/2/3/4/5/6/7 (1x98~1x9F), and USER\_CHID 0/1/2/3/4/5/6/7 (1x90~1x97) registers. The CHID\_TYPE register discriminates between the Auto channel ID (CHID\_TYPE = "1") and User channel ID (CHID\_TYPE = "0"). The CHID\_VALID register indicates whether the detected channel ID type is valid or not. The AUTO\_CHID, DET\_CHID and USER\_CHID registers are used to check the decoded channel ID data when the VBI\_RD\_CTL (1x88) register value is "1".

Basically the channel ID is located in VBI period and auto strobe and cropping is executed after channel ID decoding. But for some case, the channel ID can be placed in vertical active period instead of VBI period. For this mode, the TW2836 also supports the channel ID decoding function



within vertical active period via the VAV\_CHK (1x89) register and manual cropping function via the MAN\_PBCROP (0xC0) register with proper VDELAY value.




Fig 10 The related register for manual channel ID detection



#### **Cropping and Scaling Function**

The TW2836 provides two methods to reduce the amount of video pixel data, scaling and cropping. The scaling function provides video image at lower resolution while the cropping function supplies only a portion of the video image. The TW2836 also supports an auto cropping function for playback input with channel ID decoding. The TW2836 has a free scaler for a variable image size in display path, but has a limitation of image size in record path such as Full / QUAD / CIF format.

#### **Cropping Function for Live**

The cropping function allows only subsection of a video image to be output. The active video region is determined by the HDELAY, HACTIVE, VDELAY and VACTIVE ( $0x02 \sim 0x06$ ,  $0x12 \sim 0x16$ ,  $0x22 \sim 0x26$ ,  $0x32 \sim 0x36$ ) register. The first active line is defined by the VDELAY register and the first active pixel is defined by the HDELAY register. The VACTIVE register can be programmed to define the number of active lines in a video field, and the HACTIVE register can be programmed to define the number of active pixels in a video line. This function is used to implement for panning and tilt.

The horizontal delay register HDELAY determines the number of pixel delays between the horizontal reference and the leading edge of the active region. The horizontal active register HACTIVE determines the number of active pixels to be processed. Note that these values are referenced to the pixel number before scaling. Therefore, even if the scaling ratio is changed, the active video region used for scaling remains unchanged as set by the HDEALY and HACTIVE register. In order for the cropping to work properly, the following equation should be satisfied.

HDELAY + HACTIVE < Total number of pixels per line

Where the total number of pixels per line is 858 for NTSC and 864 for PAL

To process full size region, the HDELAY should be set to 32 and HACTIVE set to 720 for both NTSC and PAL system.

The vertical delay register (VDELAY) determines the number of line delays from the vertical reference to the start of the active video lines. The vertical active register (VACTIVE) determines the number of lines to be processed. These values are referenced to the incoming scan lines before the vertical scaling. In order for the vertical cropping to work properly, the following equation should be satisfied.

VDELAY + VACTIVE < Total number of lines per field

Where the total number of lines per field is 262 for NTSC and 312 for PAL

To process full size region, the VDELAY should be set to 6 and VACTIVE set to 240 for NTSC and the VDELAY should be also set to 5 and VACTIVE set to 288 for PAL.



#### **Scaling Function for Live**

The TW2836 includes a high quality free horizontal and vertical down scaler for display path. But the TW2836 cannot use a free scaler function in record path because channel size definition for record path has a limitation such as Full / QUAD / CIF (Please refer to "Record Path Control" section, page 64).

The video images can be downscaled in both horizontal and vertical direction to an arbitrary size. The luminance horizontal scaler includes an anti-aliasing filter to reduce image artifacts in the resized image via the HSFLT (0x80/90/A0/B0, 0x85/95/A5/B5 and 0x8A/9A/AA/BA) register and a 32 poly-phase filter to accurately interpolate the value of a pixel. This results in more aesthetically pleasing video as well as higher compression ratio in bandwidth-limited application.

The following Fig 11 shows the frequency response of anti-aliasing filter for horizontal scaling.




Fig 11 The frequency response of anti-aliasing filter for horizontal scaling



Similarly, the vertical scaler also contains an anti-aliasing filter controlled via the VSFLT (0x80/90/A0/B0, 0x85/95/A5/B5 and 0x8A/9A/AA/BA) register and 16 poly-phase filters for down scaling. The filter characteristics are shown in the Fig 12.




Fig 12 The characteristics of anti-aliasing filter for vertical scaling



Down scaling is achieved by programming the scaling register HSCALE and VSCALE (0x81 ~ 0x84, 0x91 ~ 0x94, 0xA1 ~ 0xA4, 0xB1 ~ 0xB4) register. When no scaled video image, the TW2836 will output the number of pixels as specified by the HACTIVE and VACTIVE (0x02 ~ 0x06, 0x12 ~ 0x16, 0x22 ~ 0x26, 0x32 ~ 0x36) register. If the number of output pixels required is smaller than the number specified by the HACTIVE/VACTIVE register, the 16bit HSCALE/ VSCALE register is used to reduce the output pixels to the desired number.

The following equation is used to determine the horizontal scaling ratio to be written into the 16bit HSCALE register.

HSCALE =  $[N_{pixel\_desired} / HACTIVE] * (2^{16} - 1)$ 

Where N<sub>pixel\_desired</sub> is the desired number of active pixels per line

For example, to scale picture from full size (HACTIVE = 720) to CIF (360 pixels), the HSCALE value can be found as:

The following equation is used to determine the vertical scaling ratio to be written into the 16bit VSCALE register.

VSCALE = [N<sub>line\_desired</sub> / VACTIVE] \* (2^16 - 1)

Where  $N_{\text{line\_desired}}$  is the desired number of active lines per field

For example, to scale picture from full size (VACTIVE = 240 lines for NTSC and 288 lines for PAL) to CIF (120 lines for NTSC and 144 lines for PAL), the VSCALE value can be found as:

VSCALE = [120 / 240] \* (2^16 - 1) = 0x7FFF for NTSC


VSCALE = [144 / 288] \* (2^16 - 1) = 0x7FFF for PAL


The scaling ratios of popular case are listed in Table 3.


Scaling Ratio	Format	Output Resolution	HSCALE	VSCALE	
1	NTSC	720x480	0xFFFF	0xFFFF	
I	PAL	720x576	0xFFFF	0xFFFF	
	NTSC	360x240	0x7FFF	0x7FFF	
1/2 (CIF)	PAL	360x288	0x7FFF	0x7FFF	
1/4 (QCIF)	NTSC	180x120	0x3FFF	0x3FFF	
	PAL	180x144	0x3FFF	0x3FFF	



The effect of scaling and cropping is shown in Fig 13.










#### **Cropping and Scaling Function for Playback**

The TW2836 supports an auto cropping function with channel ID decoding for playback input. Each channel with the multiplexed playback input can be mapped into the desired position with the auto cropping function.

If the PB\_AUTO\_EN (1x16) = "0", the TW2836 is set to a manual cropping mode so that user can control cropping with VDELAY\_PB and HDELAY\_PB (0x8B~0x8F, 0x9B~9F, 0xAB~AF and 0xBB~BF) register. If the PB\_AUTO\_EN = "1", the TW2836 is set into an auto cropping mode. In this mode, the desired channel can be chosen by PB\_CH\_NUM register (1x16, 1x1E, 1x26, 1x2E) and it will be cropped automatically to horizontal and vertical direction in playback input. The TW2836 has several related registers for this mode such as PB\_CROP\_MD, PB\_ACT\_MD and MAN\_PBCROP (0xC0). The PB\_CROP\_MD defines the record mode of the playback input such as normal record mode or DVR record mode (Please refer to "Record Path Control" section, page 64). The PB\_ACT\_MD defines an active pixel size of horizontal direction such as 720 / 704 / 640 pixels. The MAN\_PBCROP controls the horizontal and vertical starting offset in the auto cropping mode with HDELAY\_PB and VDELAY\_PB registers. It is useful in case that the encoded channel ID is located at vertical active area in ITU-R BT.656 data stream.




CH0 : PB\_CH\_NUM0 = 0, (cropping H/V) CH1 : PB\_CH\_NUM1 = 1, (cropping V) CH2 : PB\_CH\_NUM2 = 2, (cropping H) CH3 : PB\_CH\_NUM3 = 3, (No cropping)

Fig 14 The effect of auto cropping function


The TW2836 includes four additional free down scaler for playback path so that the video image from playback input can be downscaled to an arbitrary size in both horizontal and vertical direction. Therefore, using this cropping and scaling function, the TW2836 supports free size and positioning function for both live and playback input in display path. The following Fig 15 shows the effect of scaling and cropping operation in playback.





PB0 : PB\_CH\_NUM0 = 0, (cropping H/V + Scaling) PB2 : PB\_CH\_NUM2 = 2, (cropping H)

Display Scaling Output with New position



PB1 : PB\_CH\_NUM1 = 1, (cropping V + Scaling) PB3 : PB\_CH\_NUM3 = 3, (No cropping)





## **Motion Detection**

The TW2836 supports motion detector individually for 4 analog video inputs. The built-in motion detection algorithm uses the difference of luminance level between current and reference field. The TW2836 also supports blind and night input detection for 4 analog video inputs.

To detect motion properly according to situation, the TW2836 provides several sensitivity and velocity control parameters for each motion detector. The TW2836 supports manual strobe function to update motion detection so that it is more appropriate for user-defined motion sensitivity control.

When motion, blind and night input are detected in any video inputs, the TW2836 provides the interrupt request to host via the IRQ pin. The host processor can take the information of motion, blind or night detection by accessing the IRQENA\_MD (1x79), IRQENA\_BD (1x7A) and the IRQENA\_ND (1x7B) register. This status information is updated in the vertical blank period of each input.

The TW2836 also provides the motion, blind and night detection result through the DLINKI and MPP0/1 pin with the control of MPP\_MD (1xB0) and MPP\_SET (1xB1, 1xB3 and 1xB5) register. The TW2836 supports an overlay function to display the motion detection result in the picture with 2D arrayed box.



#### **Mask and Detection Region Selection**

The motion detection algorithm utilizes the full screen video data and detects individual motion of 16x12 cells. This full screen for motion detection consists of 704 pixels and 240 lines for NTSC and 288 lines for PAL. Starting pixel in horizontal direction can be shifted from 0 to 15 pixels using the MD\_ALIGN (2x82, 2xA2, 2xC2, and 2xE2) register.

Each cell can be masked via the MD\_MASK ( $2x86 \sim 2x9D$ ,  $2xA6 \sim 2xBD$ ,  $2xC6 \sim 2xDD$ ,  $2xE6 \sim 2xFD$ ) register as illustrated in Fig 16. If the mask bit in specific cell is programmed to high, the related cell is ignored for motion detection.

	704 Pixels (44 Pixels/Cell)															
Ê	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0
<u>e</u>	[0]	[1]	[2]	[3]	[4]	[5]	[6]	[7]	[8]	[9]	[10]	[11]	[12]	[13]	[14]	[15]
(24 Lines/Cell)	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1
	[0]	[1]	[2]	[3]	[4]	[5]	[6]	[7]	[8]	[9]	[10]	[11]	[12]	[13]	[14]	[15]
	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2
보	[0]	[1]	[2]	[3]	[4]	[5]	[6]	[7]	[8]	[9]	[10]	[11]	[12]	[13]	[14]	[15]
50Hz	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3
for	[0]	[1]	[2]	[3]	[4]	[5]	[6]	[7]	[8]	[9]	[10]	[11]	[12]	[13]	[14]	[15]
Lines f	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4
Ē	[0]	[1]	[2]	[3]	[4]	[5]	[6]	[7]	[8]	[9]	[10]	[11]	[12]	[13]	[14]	[15]
288	MD_ MASK5 [0]	MD_ MASK5 [1]	MD_ MASK5 [2]	MD_ MASK5 [3]	MD_ MASK5 [4]	MD_ MASK5 [5]	MD_ MASK5 [6]	MD_ MASK5 [7]	MD_ MASK5 [8]	MD_ MASK5 [9]	MD_ MASK5 [10]	MD_ MASK5 [11]	MD_ MASK5 [12]	MD_ MASK5 [13]	MD_ MASK5 [14]	MD_ MASK5 [15]
ell),	MD	MD	MD	MD	MD	MD	MD	MD	MD	MD	MD	MD	MD	MD	MD	MD
Lines/Ce	MD_ MASK6 [0]	MASK6 [1]	MASK6 [2]	MASK6 [3]	MASK6 [4]	MASK6 [5]	MASK6 [6]	MASK6 [7]		MASK6 [9]	MASK6 [10]	MASK6 [11]	MASK6 [12]	MASK6 [13]	MASK6 [14]	MASK6 [15]
ee	MD	MD	MD	MD	MD	MD	MD	MD	MD	MD	MD	MD	MD	MD	MD	MD
	MASK7	MASK7	MASK7	MASK7	MASK7	MASK7	MASK7	MASK7	MASK7	MASK7	MASK7	MASK7	MASK7	MASK7	MASK7	MASK7
(20	[0]	[1]	[2]	[3]	[4]	[5]	[6]	[7]	[8]	[9]	[10]	[11]	[12]	[13]	[14]	[15]
60Hz (	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8
00	[0]	[1]	[2]	[3]	[4]	[5]	[6]	[7]	[8]	[9]	[10]	[11]	[12]	[13]	[14]	[15]
for	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9
es	[0]	[1]	[2]	[3]	[4]	[5]	[6]	[7]	[8]	[9]	[10]	[11]	[12]	[13]	[14]	[15]
240	MD_ MASK10	MD_ MASK10						MD_ MASK10			MD_ MASK10	MD_ MASK10			MD_ MASK10	MD_ MASK10
	[0]	[1]	[2]	[3]	[4]	[5]	[6]	[7]	[8]	[9]	[10]	[11]	[12]	[13]	[14]	[15]
	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11
_	[0]	[1]	[2]	[3]	[4]	[5]	[6]	[7]	[8]	[9]	[10]	[11]	[12]	[13]	[14]	[15]

Fig 16 Motion mask and detection cell

The MD\_MASK register has different function for reading and writing mode. For writing mode, setting "1" to MD\_MASK register inhibits the specific cell from detecting motion. For reading mode, the MD\_MASK register has three kinds of information depending on the MASK\_MODE (2x82, 2xA2, 2xC2, and 2xE2) register. For MASK\_MODE = "0", the state of MD\_MASK register means the result of VIN\_A motion detection that "1" indicates detecting motion and "0" denotes no motion detection in the cell. For MASK\_MODE = "1", the state of MD\_MASK register means the result of VIN\_B motion detection. For MASK\_MODE = "2 or 3", the state of MD\_MASK register means masking information of cell.



#### **Sensitivity Control**

The motion detector has 4 sensitivity parameters to control threshold of motion detection such as the level sensitivity via the MD\_LVSENS (2x83, 2xA3, 2xC3, and 2xE3) register, the spatial sensitivity via the MD\_SPSENS (2x85, 2xA5, 2xC5, 2xE5) and MD\_CELSENS (2x83, 2xA3, 2xC3, and 2xE3) register, and the temporal sensitivity parameter via the MD\_TMPSENS (2x85, 2xA5, 2xC5, and 2xE5) register.

# Level Sensitivity

In built-in motion detection algorithm, the motion is detected when luminance level difference between current and reference field is greater than MD\_LVSENS value. Motion detector is more sensitive for the smaller MD\_LVSENS value and less sensitive for the larger. When the MD\_LVSENS is too small, the motion detector may be weak in noise.

# **Spatial Sensitivity**

The TW2836 uses 192 (16x12) detection cells in full screen for motion detection. Each detection cell is composed of 44 pixels and 20 lines for NTSC and 24 lines for PAL. Motion detection from only luminance level difference between two fields is very weak in spatial random noise. To remove the fake motion detection from the random noise, the TW2836 supports a spatial filter via the MD\_SPSENS register which defines the number of detected cell to decide motion detection in full size image. The large MD\_SPSENS value increases the immunity of spatial random noise.

Each detection cell has 4 sub-cells also. Actually motion detection of each cell comes from comparison of sub-cells in it. The MD\_CELSENS defines the number of detected sub-cell to decide motion detection in cell. That is, the large MD\_CELSENS value increases the immunity of spatial random noise in detection cell.

# **Temporal Sensitivity**

Similarly, temporal filter is used to remove the fake motion detection from the temporal random noise. The MD\_TMPSENS regulates the number of taps in the temporal filter to control the temporal sensitivity so that the large MD\_TMPSENS value increases the immunity of temporal random noise.



# **Velocity Control**

The motion has various velocities. That is, in a fast motion an object appears and disappears rapidly between the adjacent fields while in a slow motion it is to the contrary. As the built-in motion detection algorithm uses the only luminance level difference between two adjacent fields, a slow motion is inferior in detection rate to a fast motion. To compensate this weakness, MD\_SPEED (2x84, 2xA4, 2xC4, and 2xE4) parameter is used which is controllable up to 64 fields. MD\_SPEED parameter adjusts the field interval in which the luminance level is compared. Thus, for detection of a fast motion a small value is needed and for a slow motion a large value is required. The parameter MD\_SPEED value should be greater than MD\_TMPSENS value.

Additionally, the TW2836 has 2 more parameters to control the selection of reference field. The MD\_FLD (2x82, 2xA2, 2xC2, and 2xE2) register is a field selection parameter such as odd, even, any field or frame.

The MD\_REFFLD (2x80, 2xA0, 2xC0, and 2xE0) register is provided to control the updating period of reference field. For MD\_REFFLD = "0", the interval from current field to reference field is always same as the MD\_SPEED. It means that the reference filed is always updated every field. The Fig 17 shows the relationship between current and reference field for motion detection when the MD\_REFFLD is "0".




Fig 17 The relationship between current and reference field when MD\_REFFLD = "0"



The TW2836 can update the reference field only at the period of MD\_SPEED when the MD\_REFFLD is high. For this case, the TW2836 can detect a motion with sense of a various velocity. The Fig 18 shows the relationship between current and reference field for motion detection when the MD\_REFFLD = "1".




Fig 18 The relationship between current and reference field when MD\_REFFLD = "1"

The TW2836 also supports the manual detection timing control of the reference field/frame via the MD\_STRB\_EN and MD\_STRB (2x84, 2xA4, 2xC4, and 2xE4) register. For MD\_STRB\_EN = "0", the reference field/frame is automatically updated and reserved on every reference field/frame. For MD\_STRB\_EN = "1", the reference field/frame is updated and reserved only when MD\_STRB = "1". In this mode, the interval between current and reference field/frame depends on user's strobe timing. This mode is very useful for a specific purpose like non-periodical velocity control and very slow motion detection.

The TW2836 also provides dual detection mode for non-realtime application such as pseudo-8ch application via MD\_DUAL\_EN (2x83, 2xA3, 2xC3, and 2xE3) register. For MD\_DUAL\_EN = 1, the TW2836 can detect dual motion independently for VIN\_A and B Input which is defined by the ANA\_SW (0x0D, 0x1D, 0x2D, and 0x3D) register. In this case, the MD\_SPEED is limited to 31. These motion information can be read via the IRQENA\_MD (1x79) register by the host interface.



#### **Blind Detection**

The TW2836 supports blind detection individually for 4 analog video inputs and makes an interrupt of blind detection to host. If video level in wide area of field is almost equal to average video level of field due to camera shaded by something, this input is defined as blind input.

The TW2836 has two sensitivity parameters to detect blind input such as the level sensitivity via the BD\_LVSENS (2x80, 2xA0, 2xC0, and 2xE0) register and spatial sensitivity via the BD\_CELSENS (2x80, 2xA0, 2xC0, and 2xE0) register.

The TW2836 uses total 768 (32x24) cells in full screen for blind detection. The BD\_LVSENS parameter controls the threshold of level between cell and field average. The BD\_CELSENS parameter defines the number of cells to detect blind. For BD\_CELSENS = "0", the number of cell whose level is same as average of field should be over than 60% to detect blind, 70% for BD\_CELSENS = "1", 80% for BD\_CELSENS = "2", and 90% for BD\_CELSENS = "3". That is, the large value of BD\_LVSENS and BD\_CELSENS makes blind detector less sensitive.

The TW2836 also supports dual detection mode for non-realtime application such as pseudo-8ch application via the MD\_DUAL\_EN (2x83, 2xA3, 2xC3, and 2xE3) register. The host can read blind detection information for both VIN\_A and VIN\_B input via the IRQENA\_BD (1x7A) register.

# **Night Detection**

The TW2836 supports night detection individually for 4 analog video inputs and makes an interrupt of night detection to host. If an average of field video level is very low, this input is defined as night input. Likewise, the opposite is defined as day input.

The TW2836 has two sensitivity parameters to detect night input such as the level sensitivity via the ND\_LVSENS (2x81, 2xA1, 2xC1, and 2xE1) register and the temporal sensitivity via the ND\_TMPSENS (2x81, 2xA1, 2xC1, and 2xE1) register. The ND\_LVSENS parameter controls threshold level of day and night. The ND\_TMPSENS parameter regulates the number of taps in the temporal low pass filter to control the temporal sensitivity. The large value of ND\_LVSENS and ND\_TMPSENS makes night detector less sensitive.

The TW2836 also supports dual detection mode for non-realtime application such as pseudo-8ch application via the MD\_DUAL\_EN (2x83, 2xA3, 2xC3, and 2xE3) register. The host can read night detection information for both VIN\_A and VIN\_B input via the IRQENA\_ND (1x7B) register.



# Video Control

The TW2836 has dual video controllers for display and record path. The TW2836 requires only external 64M SDRAM @ 32bit interface for proper operation. The TW2836 supports 8 channel display mode for display path and 4 channel for record path. The block diagram of video controller is shown in the following Fig 19.




Fig 19 Block diagram of video controller

The TW2836 supports channel blanking, boundary on/off, blink, horizontal/vertical mirroring, and freeze function for each channel. The TW2836 can capture last 4 images automatically for each channel when video loss is detected.

The TW2836 has three operating modes such as live, strobe and switch mode. Each channel can be operated in its individual operating mode. That is, the TW2836 can be operated in multi-operating mode if each channel has different operating mode. Live mode is used to display real time video as QUAD or full live display, strobe mode is used to display non-realtime video with strobe signal from host and switch mode is used to display time-multiplexed video from several channels. For switch mode, the TW2836 supports two different types such as switch live and switch still mode.

The TW2836 also provides four record picture modes such as normal record mode and frame record mode and DVR normal record mode and DVR frame record mode. For record path, channel size and position have a limitation to half or full size in the horizontal and vertical direction.



For display path, the TW2836 can save and recall video through external extended SDRAM and support image enhancement function for non-realtime video such as freezing or playback video and provide high performance 2X zoom function. For record path, the TW2836 supports a noise reduction filter to reduce the compression data size and channel ID encoding that contains all current picture configurations.

The TW2836 also provides chip-to-chip cascade connection for 8 or 16 channel application.

#### **Channel Input Selection**

The channel for display path can select 1 input from 8 video inputs including 4 live video inputs and 4 playback inputs, but the channel for record path can choose 1 input from 4 live video inputs. The live video inputs can be selected via the DEC\_PATH (0x80, 0x90, 0xA0, 0xB0 for display path, 1x60, 1x63, 1x66, 1x69 for record path) register and the playback inputs can be chosen via the PB\_PATH\_EN (1x10/13, 1x18/1B, 1x20/23, 1x28/2B) register. The Fig 20 shows the internal channel input selection.




Fig 20 Channel input selection



# **Channel Operation Mode**

Each channel can be working with three kinds of operating mode such as live, strobe and switch mode via the FUNC\_MODE (1x10, 1x13, 1x18, 1x1B, 1x20, 1x23, 1x28, and 1x2B for display path, 1x60, 1x63, 1x66, and 1x69 for record path) register. The operation mode can be selected individually for each channel so that multi-operating mode can be implemented.

# Live Mode

If FUNC\_MODE is "0", channel is operated in live mode. For the live mode, the video display is updated with real time. This mode is used to display a live video such as QUAD, PIP, and POP.

When changing the picture configuration such as input path, popup priority, PIP, POP, and etc, the TW2836 supports anti-rolling sequence by monitoring channel update with the STRB\_REQ register (1x01 for display path, 1x54 for record path) after changing to strobe operation mode (FUNC\_MODE = "1"). The following Fig 21 shows the sequence to change picture configuration.




Fig 21 The sequence to change picture configuration

The status of STRB\_REQ register can also be read through MPP1/2 pin with control of the MPPMD and MPPSET (1xB0, 1xB1, 1xB3, and 1xB5) register.



#### Strobe Mode

If FUNC\_MODE is "1", channel is operated in strobe mode. For strobe mode, video display is updated whenever the TW2836 receives strobe command from host like CPU or Micom. If host doesn't send a strobe command to the TW2836 anymore, the channel maintains the last strobe image until getting a new strobe command. This mode is useful to display non-realtime video input such as playback video with multiplexed signal input and to implement pseudo 8 channel application or dual page mode or panorama channel display. Specially, the TW2836 supports easy interface for pseudo 8channel application that will be covered in display path control section. The TW2836 also supports auto strobe function for auto playback display that will be covered later in auto strobe function.

Strobe operation is performed independently for each channel via the STRB\_REQ (1x04, 1x54) register. But the STRB\_REQ register has a different mode for reading and writing. Writing "1" into STRB\_REQ in each channel makes the TW2836 updated by each incoming video. The updating status after strobe command can be known by reading the STRB\_REQ register. If reading value is "1", updating is not completed after getting the strobe command. In that case, this channel cannot accept a new strobe command or a disabling strobe command from host. To send a new strobe command, host should wait until STRB\_REQ state is "0". For freeze or non-strobe channel, the TW2836 can ignore the strobe command even though host sends it. In this case, the STRB\_REQ register is cleared to "0" automatically without any updating video. The status of STRB\_REQ register can also be read through MPP1/2 pin with control of the MPPSET (1xB3) register.

When updating video with a strobe command, the TW2836 supports field or frame updating mode via the STRB\_FLD (1x04, 1x54) register. Odd field of input video can be updated and displayed for STRB\_FLD = "0", even field for "1". For "2" of STRB\_FLD register, the TW2836 doesn't care for even or odd field, and updates video by next any field. If the STRB\_FLD register is "3", the strobe command updates video by frame. The following Fig 22 shows the example of strobe sequence for various STRB\_FLD value.






Fig 22 The example of strobe sequence for various STRB\_FLD setting

The timing of strobe operation is related only with input video timing and strobe operation can be performed independently for each channel. So each channel is updated with different timing. The TW2836 provides a special feature as dual page mode using the DUAL\_PAGE (1x01, 1x54) register. Although each channel is updated with different time, all channels can be displayed simultaneously in dual page mode. This means that the TW2836 waits until all channels are updated and then displays all channels with updated video at the same time. When dual page mode is enabled, host should send a strobe command for all channels and host should wait until all channels complete their strobe operations to send a new strobe command. The Fig 23 shows the example of 4 channel strobe sequences for dual page.




Fig 23 The example of 4 channel strobe sequences for dual page mode

#### Switch Mode

If FUNC\_MODE is "2", channel is operated in switch mode. The TW2836 supports 2 different switching types such as still switching and live switching mode via the MUX\_MODE (1x06, 1x56) register. For still switching mode, the TW2836 maintains the switched channel video as still image until next switching request, but for live switching mode the TW2836 updates every field of switched channel until next switching request. The live switching mode is used for channel sequencer without any timing loss or disturbing. In switch mode, there is a constraint that the picture size of all switched channel should be same even though their size can be varied. The TW2836 can switch the channel by fields or frames that can be programmed up to 1 field or 1 frame rate. But if the channel is on freeze state, skip mode or disabled, the TW2836 ignores the request for switch mode.

# Switch Trigger Mode

To operate the switching function properly, the channel switching should be requested with triggering that has three kinds of mode such as internal triggering from internal field counter, external triggering from external host or pin and interrupted triggering like alarm. The triggering mode can be selected by the TRIG\_MODE (1x56) register. The TW2836 supports all triggering mode in record path, but provides only interrupt triggering mode in display path.

The TW2836 contains 128 depth internal queues that have channel sequence information with internal or external triggering. Actual queue size can be defined by the QUE\_SIZE (1x57) register. The channel switching sequence in the internal queue is changed by setting "1" to QUE\_WR (1x5A) register after defining the queue address with the QUE\_ADDR (1x5A) register and the channel switching information with the MUX\_WR\_CH (1x59) register. The QUE\_WR register will be cleared automatically after updating queue. The channel sequence information can be read via the CHID\_MUX\_OUT (1x0A for display path, 1x5E for record path) register. The following Fig 24 shows the structure of switching operation.




Fig 24 The structure of switching operation when QUE\_SIZE = 7



For internal triggering mode, the switching period can be specified in the QUE\_PERIOD (1x58) register that has 1 ~ 1024 field range. The internal field counter can be reset at anytime using the QUE\_CNT\_RST (1x5B) register and restarted automatically after reset. To reset an internal queue position, set "1" to QUE\_POS\_RST (1x5B) register and then the queue position will be restarted after reset. Both QUE\_CNT\_RST and QUE\_POS\_RST register can be cleared automatically after set to "1". The following Fig 25 shows an illustration of QUE\_POS\_RST and QUE\_CNT\_RST. The next queue position can be read via the QUE\_ADDR (1x5A) register.




Fig 25 The illustration of QUE\_POS\_RST and QUE\_CNT\_RST

For external triggering mode, the request of channel switching comes from the EXT\_TRIG (1x59) register or TRIGGER pin that is controlled by the PIN\_TRIG\_MD (1x56) register. Like internal triggering mode, writing "1" to the QUE\_POS\_RST register can reset the queue position in external triggering mode.

For interrupt triggering, host can request the channel switching at anytime via the INTR\_REQ (1x07, 1x59) register. The switching channel is defined by the INTR\_CH (1x07 for display path) or MUX\_WR\_CH (1x59 for record path) registers. Because the interrupted trigger has a priority over internal or external triggering in record path, the channel defined by the MUX\_WR\_CH can be inserted into the programmed channel sequence immediately.

# Switching Sequence

The TW2836 also provides various switching types as odd field, even field or frame switching via the MUX\_FLD (1x06, 1x56) register. For MUX\_FLD = "0", it is working as field switching mode with only odd field, but with only even field for MUX\_FLD = "1". For MUX\_FLD = "2" or "3", it is working as frame switching with both odd and even field.



Actually the channel switching is executed just before vertical sync of video output in field switching mode or before vertical sync of only odd field in frame switching mode. So all register for switching should be set before that time. Otherwise, the control values will be applied to the next field or frame. Likewise, the switching channel information is updated just before vertical sync of video output in field switching or before vertical sync of only odd field in frame switching mode.

Basically the switching sequence takes 4 field duration to display the switching channel from any triggering (field or frame). The host can read the current switching channel information through the MUX\_OUT\_CH (1x08, 1x6E) register. The TW2836 also supports external pin output for this channel information with DLINKI and MPP1/2 pin via the MPP\_MD and MPP\_SET (1xB0, 1xB1, 1xB3, and 1xB5) register. The switching channel information can also be discriminated by the channel ID in the video stream. The following Fig 26 shows the illustration of channel switching with internal triggering.




Fig 26 The illustration of switching sequence when QUE\_SIZE = 3, QUE\_PERIOD = 1



The following Fig 27 shows the illustration of channel switching with the combination of internal triggering and interrupted triggering mode.




Fig 27 The interrupted switching sequence when QUE\_SIZE = 3, QUE\_PERIOD = 1

The TW2836 supports the skip function of the switching queue for switch mode in record path. In single chip application, the auto skip function of the switching queue can be supported if the MUX\_SKIP\_EN (1x5B) register is "1" and the NOVID\_MODE is "1" or "3". But in the chip-to-chip cascaded application, the skip function should be forced with the MUX\_SKIP\_CH (1x5C, 1x5D) register because the switching queue for whole channels is located in the lowest slaver device but cannot get the no-video information from the other chips. The QUAD MUX function in chip-to-chip cascade application will be covered in the "Chip-to-Chip Cascade Operation (page 76)".



#### **Channel Attribute**

The TW2836 provides various channel attributes such as channel enabling, popup enabling, boundary selection, blank enabling, freeze, horizontal/vertical mirroring for both display and record path. As special feature, the TW2836 supports the last image capture function, save and recall function, image enhancement and playback input selection for display path. For last image capture mode, channel can be blanked or boundary can be blinked automatically on video loss state.

# **Background Control**

Summation of all active channel regions can be called as active region and the rest region except active region is defined as background region. The TW2836 supports background overlay and the overlay color is controlled via the BGDCOL (1x0F, 1x5F) register.

# **Boundary Control**

The TW2836 can overlay channel boundary on each channel region using the BOUND (1x11, 1x14, 1x19, 1x1C, 1x21, 1x24, 1x29, and 1x2C for display path, 1x61, 1x64, 1x67, and 1x6A for record path) register and it can be blinked via the BLINK (1x11, 1x14, 1x19, 1x1C, 1x21, 1x24, 1x29, and 1x2C for display path, 1x61, 1x64, 1x67, and 1x6A for record path) register when BOUND is high. The boundary color of channel can be selected through the BNDCOL (1x0F, 1x5F) register. The blink period can be also controlled through the TBLINK (1x01, 1x52) register.

# **Blank Control**

Each channel can be blanked with specified color using the BLANK (1x11, 1x14, 1x19, 1x1C, 1x21, 1x24, 1x29, and 1x2C for display path, 1x61, 1x64, 1x67, and 1x6A for record path) register and the blank color can be specified via the BLKCOL (1x0F, 1x3F) register.

# **Freeze Control**

Each channel can capture last 4 field images whenever freeze function is enabled and display 1 field image out of the captured 4 field images using the FRZ\_FLD (1x0F, 1x3F) register. The freeze function can be enabled or disabled independently for each channel via the FREEZE (1x11, 1x14, 1x19, 1x1C, 1x21, 1x24, 1x29, and 1x2C for display path, 1x61, 1x64, 1x67, and 1x6A for record path) register. The TW2836 also supports frame freeze function via the FRZ\_FRAME (1x01, 1x52) register, and 1 frame image out of the captured 2 frame images using the FRZ\_FLD (1x0F, 1x3F) register.



#### Last Image Captured

When video loss has occurred or gone, the TW2836 provides 4 kinds of indication such as bypass of incoming video, channel blank, capture of last image, and capture of last image with blinking channel boundary depending on the NOVID\_MODE (1x05, 1x55) register. This function is working automatically on video loss. The capturing last image is same as freeze function described above. User can select 1 field image out of captured 4 filed images via the FRZ\_FLD (1x0F, 1x5F) register which is shared with freeze function. The TW2836 has frame freeze function via the FRZ\_FRAME (1x01, 1x52) register, and 1 frame image out of the captured 2 frame images using the FRZ\_FLD (1x0F, 1x3F) register.

# Horizontal / Vertical Mirroring

The TW2836 supports image-mirroring function for horizontal and/or vertical direction. The horizontal mirroring is achieved via the H\_MIRROR (1x11, 1x14, 1x19, 1x1C, 1x21, 1x24, 1x29, and 1x2C for display path, 1x61, 1x64, 1x67, and 1x6A for record path) register and the vertical mirroring is attained via the V\_MIRROR (1x11, 1x14, 1x19, 1x1C, 1x21, 1x24, 1x29, and 1x2C for display path, 1x61, 1x64, 1x67, and 1x6A for record path) register. It is useful for a reflection image in the horizontal and vertical direction from dome camera or car-rear vision system.

# Field to Frame Conversion

If the displayed channel size is half size of the video input in vertical direction, the video input can be separated into two (odd/even) fields according to the line numbers such as odd line for odd field and even line for even field. With this conversion, the vertical resolution of the video input can be enhanced compared with simple half vertical scaling, but the field rate is reduced to half. This mode can be enabled via the FIELD\_OP (1x12, 1x15, 1x1A, 1x1D, 1x22, 1x25, 1x2A, and 1x2D for display path, 1x62, 1x65, 1x68 and 1x6B for record path) register.



# **Display Path Control**

The TW2836 can save images in external memory and recall them to display. This function can be working in display path. The TW2836 also supports the special filter to enhance image quality in display path for non-realtime video display such as frozen image, recalled image from saved images or playback input with multiplexed video source. The TW2836 provides high performance 2X zoom function in the vertical and horizontal direction.

The TW2836 supports any kind of picture configuration for display path with arbitrary picture size, position and pop-up control. The TW2836 also provides 8 channel display function for full triplex application (Display + Record + Playback) and the pseudo 8ch display function for non-realtime application.

# Save and Recall Function

The save/recall function can be working independently for each channel and the number of the saved images depends on the picture size and field type. The TW2836 can save image only in live channel so that it cannot be saved in frozen channel. If channel is working on strobe operating mode, this channel can be saved with new strobe command. For switch operating mode, the channel can be saved only on switching time because this channel can be updated at this moment. But, the save function cannot be working simultaneously with 1 ~ 5 frame bitmap page mode because both regions are overlapped with each other.

To save image, several parameters should be controlled that are the SAVE\_FLD, SAVE\_HID, SAVE\_ADDR (1x02) and SAVE\_REQ (1x03) registers. The SAVE\_FLD determines field or frame type for image to be saved. Even though the channel to be saved is hidden by upper layer picture, it can be saved using the SAVE\_HID register that makes no effect on current display. The saving function is requested by writing "1" to the SAVE\_REQ register and this register will be cleared when saving is done. Before it is cleared, the TW2836 cannot accept new saving request. The SAVE\_ADDR register defines address where an image will be saved. Because 4M bits is allocated for each 1 field image, SAVE\_ADDR can have range with 4 ~ 11 because the first 0~ 3 and last 12 ~ 15 addresses are reserved for normal operation so that it cannot be used for saving function.

To recall the saved video image, several parameters are required such as RECALL\_FLD (1x03), RECALL\_EN (1x11, 1x14, 1x19, 1x1C, 1x21, 1x24, 1x29, 1x2C) and RECALL\_ADDR (1x12, 1x15, 1x1A, 1x1D, 1x22, 1x25, 1x2A, 1x2D) registers. If the RECALL\_EN is "1", the TW2836 recalls the saved image that is located at the RECALL\_ADDR in external memory and displays it just like incoming video. The RECALL\_FLD register determines 1 field or 1 frame mode to display.

The following Fig 28 illustrates the relationship between external SDRAM size and SAVE\_ADDR / RECALL\_ADDR.






Fig 28 The relationship between SDRAM size and image Size

#### **Image Enhancement**

In non-realtime video such as frozen image, recalled image from saved images and playback input with multiplexed video source, the line flicker noise can be found in image because it displays same field image for both odd and even field. The embedded filter in the TW2836 can remove effectively this line flicker noise and be enabled via the ENHANCE (1x11, 1x14, 1x19, 1x1C, 1x21, 1x24, 1x29, 1x2C) register for each channel. This filter coefficient can be controlled via the FR\_EVEN\_OS and FR\_ODD\_OS (1x0B) register. The TW2836 also supports an automatic image enhancement mode via the AUTO\_ENHANCE (1x05) register that is checking the channel operation mode such as recalling the saved or frozen image and then enabling the enhancement filter.

#### **Zoom Function**

The TW2836 supports high performance 2X zoom function in the vertical and horizontal direction for display path. The zoom function can be working in any operation mode such as live, strobe and switch mode. Conventional system also has zoom function, but it has a very poor quality due to line flicker noise even though interpolation filter is adapted. The TW2836 provides high quality zoom characteristics using a high performance interpolation filter and image enhancement technique. When zoom is executed, the image enhancement is operated automatically and the zoom filter coefficient can be controlled via the ZM\_EVEN\_OS and ZM\_ODD\_OS (1x0B) register.

The zoomed region will be defined with the ZOOMH (1x0D) and ZOOMV (1x0E) registers and can be displayed via the ZMBNDCOL, ZMBNDEN, ZMAREAEN, ZMAREA (1x0C) register. The zoom operation is enabled via the ZMENA (1x0C) register.



The TW2836 also supports only horizontal direction zoom via the H\_ZM\_MD (1x0C) register. This mode is useful to display full size from playback input with CIF format (360x240 @ NTSC, 360x288 @ PAL). In this mode, ZOOMV register is useless because vertical direction has no meaning in this mode.

#### Picture Size and Popup Control

Each channel region can be defined using its own PICHL (1x30, 1x34, 1x38, 1x3C, 1x40, 1x44, 1x48, and 1x4C), PICHR (1x31, 1x35, 1x39, 1x3D, 1x41, 1x45, 1x49, and 1x4D), PICVT (1x32, 1x36, 1x3A, 1x3E, 1x42, 1x46, 1x4A, and 1x4E), and PICVB (1x33, 1x37, 1x3B, 1x3F, 1x43, 1x47, 1x4B, and 1x4F) register. If more than 2 channels have same region, there will be a conflict of what to display for that area. Generally the TW2836 defines that the channel 0 has priority over channel 7. So if a conflict happens between more than 2 channels, the channel 0 will be displayed first as top layer and then channel 1 and 2 and 3 are hidden beneath.

The TW2836 also provides a channel pop-up attribute via the POP\_UP (1x10, 1x13, 1x18, 1x1B, 1x20, 1x23, 1x28, and 1x2B) register to give priority for another display. If a channel has pop-up attribute, it will be displayed as top layer. This feature is used to configure PIP (Picture-In-Picture) or POP (Picture-Out-Picture). The following Fig 29 shows the channel definition and priority for display path.




Fig 29 The channel position and priority in display path



# **Full Triplex Function**

The TW2836 provides a full triplex function that implies to support four channel live, four channel playback display and four channel record output. The playback input is selected via the PB\_PATH\_EN (1x10, 1x13, 1x18, 1x18, 1x20, 1x23, 1x28, and 1x2B) register for display path and the selected channel is updated automatically from the channel ID decoder via the PB\_CH\_NUM (1x16, 1x1E, 1x26, and 1x2E) register. The auto-cropping and auto-strobe mode is very useful to display the playback input with multiplexed or dual page video format. (A detailed description for playback path is referred to "Playback Path Control" Chapter, page 57)

The TW2836 also supports pseudo 8 channel display mode with any picture configuration for nonrealtime application. The TW2836 has a respective strobe request bit for each channel (STRB\_REQ, 1x03 register) so that the channel is updated easily by host after the analog switch is changed. The following Fig 30 shows an illustration of pseudo 8-channel system.




Fig 30 Pseudo 8 channel display operation



# **Playback Path Control**

The TW2836 supports the playback function for variable record mode input such as normal record mode, frame record mode, DVR normal record mode, and DVR frame record mode. The TW2836 also provides auto cropping and auto strobe function for playback input through auto channel ID decoding. The auto strobe function implies that the selected channel is updated automatically from the playback input of the time-multiplexed full D1, CIF or Quad record format.

If the channel operation mode is live mode (FUNC\_MODE = "0"), the playback input can be bypassed in display path, but the auto cropping function from the channel ID decoder is available to separate each channel from the multi-channel format such as QUAD (Auto cropping function is described in "Cropping Function" section, page 34). The displayed channel can be selected via the PB\_CH\_NUM (1x16, 1x1E, 1x26, and 1x2E) register.

If the channel operation mode is strobe mode (FUNC\_MODE = "1"), the auto strobe function is used to update the channel automatically for the playback input of the time-multiplexed full D1, CIF or Quad record format through channel ID decoder. The auto strobe function is enabled by the PB\_AUTO\_EN (1x16) and PB\_CH\_NUM (1x16, 1x1E, 1x26, and 1x2E) register and can also be used for pseudo 8 channel display of playback input with the dual page mode or pseudo 8 channel MUX mode.

The TW2836 supports event strobe mode with event information in auto channel ID. It makes the channel updated whenever event information in auto channel ID is detected. The event strobe mode can be enabled via the EVENT\_PB (1x16, 1x1E, 1x26, and 1x2E) register.

The TW2836 provides an anti-rolling function for the case of changing the picture configuration in playback application through the PB\_STOP (1x16, 1x1E, 1x26, and 1x2E) register. If the PB\_STOP is set to high in strobe operation mode (FUNC\_MODE = "1"), the channel is not updated until the PB\_STOP is set to low after picture configuration is changed.

To remove the image shaking from the playback input of frame switching mode, the TW2836 also supports frame to field conversion in auto strobe mode via the FLD\_CONV (1x16, 1x1E, 1x26, and 1x2E) register. It makes the channel updated with only 1 field even though the playback input is made up of frame.



#### Normal Record Mode

The TW2836 provides various playback functions for normal record mode input. For playback input of live mode, the FUNC\_MODE should be set to "0" and then it can be bypassed and displayed in live mode. For playback input of multiplexed record format, the FUNC\_MODE should be set into "1" and then the auto strobe function is used for automatic display of the selected channel. . The following Fig 31 shows the examples of playback function for normal record mode using bypass, auto cropping, scaling, repositioning, and popup control.




Fig 31 The examples of the playback function for normal record mode

The following Fig 32 shows the various display examples for various playback input format using auto strobe function.




Fig 32 The example of auto strobe function for normal record mode



## Frame Record Mode

The TW2836 supports the playback function for frame record mode input. The playback input of frame record mode is formed with 1 frame so that the vertical lines of each playback channel have twice as many as the normal record mode. So if the displayed channel size is half size of the playback input in vertical direction, the playback input can be separated into two (odd/even) fields according to the line numbers such as odd line for odd field and even line for even field. With this conversion, the vertical resolution of the playback input can be enhanced compared with simple half vertical scaling of the playback input. This mode can be enabled via the FIELD\_OP (1x12, 1x15, 1x1A, 1x1D, 1x22, 1x25, 1x2A, and 1x2D) register.

The following Fig 33 shows the various display examples with auto cropping, auto strobe, and scaling function for playback input using frame record mode.




Fig 33 The examples of the playback function for frame record mode

The following Fig 34 shows the illustration of this conversion from frame record mode to normal display mode in playback application.






Fig 34 The conversion from frame record mode to normal display mode

The TW2836 also supports only horizontal zoom mode via the H\_ZM\_MD (1x0C) register. This mode is useful to display the playback input of frame record mode to full size image. The following Fig 35 shows the illustration of this conversion in playback application.




Fig 35 The conversion from frame record mode to full image



# **DVR Normal Record Mode**

If the playback input is the DVR normal record mode, it cannot be displayed directly because it is special mode not for display but for record to compression part. The TW2836 supports the conversion from this DVR normal record mode to normal display mode via the DVR\_IN (1x12, 1x15, 1x1A, 1x1D, 1x22, 1x25, 1x2A, and 1x2D) register. For auto cropping function of the playback with this mode, the PB\_CROP\_MD (0x38) register should be set into "1" to crop the 1/4 vertical picture size (Please refer to "Cropping and Scaling Function for Playback" section in Page 34).

The following Fig 36 shows the illustration of conversion from DVR normal record mode to normal display mode in playback application.




Fig 36 The conversion from DVR normal record mode to normal display mode

The TW2836 supports all channel attributes in this mode except the scaling function for vertical direction. So the picture size in this mode will be fixed to Quad (360x120).



# **DVR Frame Record Mode**

The TW2836 also provides the conversion from DVR frame record mode to normal display mode using combination of frame record mode and DVR normal record mode via the DVR\_IN and FIELD\_OP (1x12, 1x15, 1x1A, 1x1D, 1x22, 1x25, 1x2A, and 1x2D) register. The following Fig 37 shows the illustration of conversion from DVR frame record mode to normal display mode in playback application.




Fig 37 The conversion from DVR frame record mode to normal display mode

Like DVR normal record mode, all channel attributes can be supported, but the scaling function cannot be supported in this mode. So the channel size will be fixed to Quad size. To implement PIP or POP application with smaller size than Quad, only odd line data is used with channel size definition, scaling and enhancement function.



Like frame record mode, the only horizontal zoom mode is useful to display the playback input of DVR frame record mode to full size image via the DVR\_IN and H\_ZM\_MD (1x0C) register. The following Fig 38 shows the illustration of this conversion from DVR frame record mode to normal display mode for full image in playback application.




Fig 38 The conversion from DVR frame record mode to normal display mode for full image



## **Record Path Control**

The TW2836 supports 4 record modes such as normal record mode, frame record mode, DVR record mode and DVR frame record mode. The DVR record mode and DVR frame record mode generate continuous video stream for each channel and transfer it to compression part (M-JPEG or MPEG) so that they are very useful for DVR application. The frame record mode can be used to record each channel with full vertical resolution. Especially the TW2836 includes a noise reduction filter in record path so that it can reduce spot noise and then provide less compression file size.

The record mode is selected via the DIS\_MODE and FRAME\_OP (1x51) register. If the FRAME\_OP is "0", the DIS\_MODE = "0" stands for normal record mode and the DIS\_MODE = "1" represents DVR record mode. If the FRAME\_OP is "1", the DIS\_MODE = "0" stands for frame record mode and the DIS\_MODE = "1" represents DVR frame record mode.

The TW2836 supports high performance free scaler vertically and horizontally in display path, but has the size and position limitation such as Full / Quad / CIF in record path. The TW2836 also provides four channel real-time record mode with full D1 format using DLINKI and MPP1/2 pin.



# **Normal Record Mode**

Each channel position and size can be defined using its own PIC\_SIZE (1x6C), and PIC\_POS (1x6D) register. The channel size is defined via the PIC\_SIZE register such as "0" for horizontal and vertical half size (QUAD), "1" for horizontal full size and vertical half size, "2" for horizontal half size and vertical full size, and "3" for horizontal and vertical full size. The channel position is defined via the PIC\_POS register such as "0" for no horizontal and vertical offset, "1" for only horizontal half offset, "2" for only vertical half offset, and "3" for horizontal and vertical and vertical full size and vertical full size. The channel position is defined via the PIC\_POS register such as "0" for no horizontal and vertical offset, "1" for only horizontal half offset, "2" for only vertical half offset, and "3" for horizontal and vertical half offset. The channel size and location should be defined within the full picture size. (i.e. PIC\_SIZE = "3" & PIC\_POS = "2" is not allowed)

The horizontal full size of picture is controlled via the SIZE\_MODE (1x51) register such as "0" for 720 pixels, "1" for 702 pixels, and "2" for 640 pixels. Likewise, the vertical full size is selected by the SYS5060 (1x00) register such as "0" for 240 lines and "1" for 288 lines.

If more than 2 channels have same region, there will be a conflict of what to display for that area. Generally the TW2836 defines that the channel 0 has priority over channel 3. So if a conflict happens between more than 2 channels, the channel 0 will be displayed first as top layer and then the channel 1, 2 and 3 are hidden beneath. The TW2836 also provides a channel pop-up attribute via the POP\_UP (1x60, 1x63, 1x66, and 1x69) register to give priority for another display. If a channel has pop-up attribute, it will be displayed as top layer. The following Fig 39 shows the example of the channel position and size control in normal record mode.




Fig 39 The channel position and size control in normal record mode



#### Frame Record Mode

The frame record mode is similar to normal record mode except that the definition of picture size is extended to frame area and only one field data can be output in 1 frame. The odd or even field selection is controlled via the FRAME\_FLD (1x51) register. Like normal record mode, each channel position and size are defined using its own PIC\_SIZE (1x6C), and PIC\_POS (1x6D) register. The channel size is defined via the PIC\_SIZE register such as "0" for horizontal half size and vertical full size, "1" for horizontal and vertical full size, but "2" or "3" is not allowed. That is, the channel size for vertical direction supports only one field size. The channel position is defined via the PIC\_POS register such as "0" for no horizontal and vertical offset, "1" for only horizontal half offset, "2" for only vertical 1 field offset, and "3" for horizontal half picture offset and vertical 1 field offset. The channel size and location should be defined within the full picture size. In frame record mode, the TW2836 also supports the full operation mode such as live, strobe or switch operation and provides a pop-up attribute via the POP\_UP register. The Fig 40 shows the example of the channel position and size control in frame record mode.




Fig 40 The channel position and size control in frame record mode



# **DVR Normal Record Mode**

The DVR normal record mode outputs the continuous video stream for compression part (M-JPEG or MPEG) in DVR application. Like normal record mode, each channel position and size can be defined using its own PIC\_SIZE (1x6C), and PIC\_POS (1x6D) register.

The channel size is defined via the PIC\_SIZE register such as "0" for horizontal and vertical half size (QUAD), "1" for horizontal full size and vertical half size, "2" for horizontal half size and vertical full size, and "3" for horizontal and vertical full size. The channel position is defined via the PIC\_POS register such as "0" for no vertical offset, "1" for vertical 1/4 picture offset, "2" for vertical 1/2 picture offset and "3" for vertical 3/4 picture offset. The channel size and location should be defined within the full picture size. In DVR normal record mode, the TW2836 also supports the full operation mode such as live, strobe or switch operation and provides a pop-up attribute via the POP\_UP register. But the channel boundary is not supported in DVR normal record mode. The following Fig 41 shows the example of the channel position and size control in DVR normal record mode.




Fig 41 The channel position and size control for DVR normal record mode



# **DVR Frame Record Mode**

The DVR frame record mode is the combination of frame record mode and DVR normal record mode. The odd or even field selection is controlled via the FRAME\_FLD (1x51) register like frame record mode. The TW2836 also supports the full operation mode such as live, strobe or switch operation, but the channel boundary is not supported in DVR frame record mode.

Like frame record mode, each channel position and size can be defined using its own PIC\_SIZE (1x6C), and PIC\_POS (1x6D) register. The channel size is defined via the PIC\_SIZE register such as "0" for horizontal half size and vertical full size, "1" for horizontal and vertical full size, but "2" or "3" is not allowed. The channel position is defined via the PIC\_POS register such as "0" for no horizontal and vertical offset, "1" for vertical half offset, "2" for vertical 1 field offset, and "3" for vertical 1 and half field offset. The channel size and location should be defined within the full picture size. The following Fig 42 shows the example of DVR frame record mode.




Fig 42 The channel position and size control for DVR frame record mode



# **Noise Reduction**

The TW2836 includes a noise reduction filter in record path and the characteristic can be controlled via the TM\_WIN\_MD (1x53), MEDIAN\_MD, TM\_SLOP, and TM\_THR (1x50) register. But this noise reduction filter is only available for normal record mode.

The TM\_WIN\_MD register defines window type to reduce spot noise as "0" for 3X3 matrix, "1" for cross matrix, "2" for multiplier matrix, and "3" for vertical bar matrix. The MEDIAN\_MD defines the noise reduction filter mode as "0" for adaptive threshold median filter mode, "1" for normal median filter mode. For adaptive threshold median filter mode, the TW2836 has cross-correlation detector for noise detection. If cross-correlation value is over than TM\_THR of noise threshold level, the noise reduction filter will be operated according to the graph defined by the TM\_SLOP register.

The following Fig 43 shows the slope control for adaptive threshold median filter mode.




Fig 43 The slope control for adaptive threshold median filter mode

The TW2836 supports the noise reduction filter for each channel via the NR\_EN (1x60, 1x63, 1x66, and 1x69) register. The TW2836 also supports auto noise reduction filter mode via the AUTO\_NR\_EN (1x55) register that is enabled when night is detected. Additionally the TW2836 has programmable black level of luminance component in record path to reduce the black spot noise via the LIM\_656\_Y (0xC1, and 0xC2) register.



## **Channel ID Encoder**

The TW2836 supports the channel ID encoding to detect the picture information in video stream for record path. The TW2836 has three kinds of channel ID such as User channel ID, Detection channel ID and Auto channel ID. The User channel ID is used for customized information such as system information and date. The Detection channel ID is used for detected information of current live input such as motion, video loss, blind and night detection. The Auto channel ID is employed for automatic identification of picture configuration such as video input path number with cascaded stage, analog switch, event, region enable, and field/frame mode information. The TW2836 also supports both analog and digital type channel ID during VBI period.

# **Channel ID Information**

The channel ID can be composed of 8 byte User channel ID, 8 byte Detection channel ID and 4 byte Auto channel ID. The User channel ID is defined by user and may be used for system information, date and so on. The Detection channel ID is used for the detected information such as video loss state, motion, blind and night detection. The Auto channel ID is used to identify the current picture configuration. Basically the Auto channel ID has 4 byte data that contains 4 region channel information in one picture such as QUAD split image. That is, each region has 1 byte channel information. The Auto channel ID format is described in the following Table 4.

Bit Name		Function				
7 REG_EN		Region Enable Information				
6 EVENT		New Event Information				
5 FLDMODE		Sequence Unit (0 : Frame, 1 : Field)				
4	ANAPATH	Analog switch information				
[3:2]	CASCADE	Cascaded Stage Information				
[1:0]	1:0] VIN_PATH Video Input Path Number (depending on DEC_PATH_Y)					

#### Table 4. The Auto channel ID information

The REG\_EN is used to indicate whether the corresponding 1/4 region is active or blank. The EVENT is used to denote the updating information of each channel in live, strobe or switch operation. Especially the EVENT information is very useful for switch operation or non-realtime application such as pseudo 8ch or dual page mode because each channel can be updated whenever EVENT is detected. The FLDMODE is used to denote the sequence unit such as frame or field. The ANAPATH is used to identify the analog switch information in the channel input path. The ANAPATH information is required for non-realtime application such as pseudo 8ch, dual page or pseudo 8channel MUX application using analog switch. The CASCADE is used to indicate the cascaded stage of channel in chip-to-chip cascaded application. The VIN\_PATH information is used to indicate the video input path of channel.

Four bytes of Auto channel ID can be distinguished by its order. The first byte of Auto channel ID defines the left top region channel. Likewise the second byte defines the right top, the third byte



defines the left bottom and the fourth byte defines the right bottom region channel in one picture. The following Fig 44 shows the example of Auto channel ID for various recording output formats.

Normal (QU	UAD Frame)		Frame (Od	d Field)		DVR Frame (Odd Field)				
		Auto Channel ID			Auto Channel ID			Auto Channel ID		
CH0	CH1	A0 = "1100_0000			A0 = "1110_0001	CH1	CH1	A0 = "1110_0001		
		A1 = "1100_0001	CH1	CH2	A1 = "1110_0010			A1 = "1110_0001		
CH2	СНЗ	A2 = "1100_0010			A2 = "1110_0001	CH2	CH2	A2 = "1110_0010		
0112		A3 = "1100_0011			A3 = "1110_0010	0112		A3 = "1110_0010		
Normal (Fu	III Frame)	_	Frame (Even Field)			DVR Frame (Even Field)				
		Auto Channel ID			Auto Channel ID			Auto Channel ID		
		A0 = "1100_0000	CH0	СНЗ	A0 = "1110_0000	CH0	CH0	A0 = "1110_0000		
CI	НО	A1 = "1100_0000			A1 = "1110_0011			A1 = "1110_0000		
		A2 = "1100_0000			A2 = "1110_0000	0110		A2 = "1110_0011		
		A3 = "1100_0000			A3 = "1110_0011	CH3	CH3	A3 = "1110_0011		
DVR Norma	DVR Normal			Full Field (Ch 3)			Full Field (Ch 0)			
CH0	CH0	Auto Channel ID			Auto Channel ID			Auto Channel ID		
		A0 = "1100 0000			A0 = "1110_0011			A0 = "1110_0000		
CH1	CH1	A1 = "1100 0001	CI	<del> </del> 3	A1 = "1110_0011	CH	10	A1 = "1110_0000		
CH2	CH2	A2 = "1100_0010	0110		A2 = "1110_0011	0.10		A2 = "1110_0000		
CH3 CH3		A3 = "1100_0011			A3 = "1110_0011			A3 = "1110_0000		

Fig 44 The example of auto channel ID for various record output formats



The Detection channel ID consists of 2 bytes because each channel requires 4 bits for video loss, motion, blind and night detection information. The detailed Detection channel ID format is described in the following Table 5.

_	Table 5. The Detection channel ID information							
В	Bit	Name	Function					
3	3	NOVID	Video loss Information (0 : Video is Enabled, 1 : Video loss)					
2	2	MD_DET	Motion Information (0 : No Motion, 1 : Motion)					
1	1	BLIND_DET	Blind Information (0 : No Blind, 1 : Blind)					
(	)	NIGHT_DET	Night Information (0 : Day, 1 : Night)					

In analog channel ID type, 4 byte information can be inserted in one line so that only the half line is required for 1 chip detection channel ID, but two lines are always reserved for detection channel ID in case of cascaded application. For cascaded application, max 8 bytes are needed for detection channel ID information. The order of those channel ID depends on the cascaded stage via the LINK\_NUM (1x00) register. That is, the master chip information (LINK\_NUM = "0") is output at first order and the last slave chip information (LINK\_NUM = "3") at last. The TW2836 also supports nonrealtime detection channel ID format via the VIS DM MD (1x83) register. The non-realtime detection channel ID requires 4 bytes for 8 channel information. So one line is used for it and the order is that VIN\_A information (ANA\_SW = "0") is output at first and VIN\_B information at last.



# Analog Type Channel ID in VBI

The TW2836 supports the analog type channel ID during VBI period. The analog channel ID can include an Auto channel ID, Detection channel ID and User channel ID. Each channel ID can be enabled via the VIS\_AUTO\_EN, AUTO\_RPT\_EN, VIS\_DET\_EN, VIS\_USER\_EN (1x80) registers. The Auto channel ID requires one line basically, but can need one more line for repetition. Both Detection channel ID and User channel ID require two lines so that total six lines are used for analog type channel ID.

The vertical starting position of analog channel ID is controlled by the VIS\_LINE\_OS (1x83) register with 1 line unit and the horizontal starting position is defined via VIS\_PIXEL\_HOS(1x81) register with 2 pixel unit. The pixel width of each bit is controlled by the VIS\_PIXEL\_WIDTH (1x82) register and the magnitude of each bit is defined by the VIS\_HIGH\_VAL/VIS\_LOW\_VAL (1x84/1x85) register.

The analog channel ID consists of run-in clock, channel ID data, type and parity bit. The run-in clock insertion is enabled via the VIS\_RIC\_EN (1x80) register. The channel ID data can include 4 byte information and the channel ID type contains 3 bits that "0" is meant for Auto channel ID, "1" for repeated channel ID, "2" for Detection channel ID of master and first slave stage chip, "3" for Detection channel ID of second and third slave chip, "4" for User channel ID of VIS\_MAN0~3, and "5" for User channel ID of VIS\_MAN4~8. The parity is 1 bit width and used for even parity. The analog channel ID is located right after digital channel ID line. The following Fig 45 shows the illustration of analog channel ID.




Fig 45 The illustration of analog channel ID



#### **Digital Type Channel ID in VBI**

The TW2836 also provides the digital type channel ID during VBI period. It's useful for DSP application because the channel ID can be inserted in just 1 line with special format. The digital channel ID is located before analog channel ID line. The digital channel ID can be enabled via the VIS\_CODE\_EN (1x80) register.

The digital channel ID is inserted in Y data in ITU-R BT.656 stream and composed of ID # and channel information. The ID # indicates the index of digital type channel ID including the Start code, Auto/Detection/User channel ID and End code. The ID # has 0 ~ 63 index and each channel information of 1 byte is divided into 2 bytes of 4 LSB that takes "50h" offset against ID # for discrimination. The Start code is located in ID# 0 ~ 1 and the Auto channel ID is situated in ID# 2 ~ 9. The Detection channel ID is located in ID # 10 ~ 25 and the User channel ID is situated in ID # 26 ~ 41. The End code occupies the others. The digital channel ID is repeated more than 5 times during horizontal active period. The following Fig 46 shows the illustration of the digital channel ID.




Fig 46 The illustration of the digital channel ID in VBI period



#### Digital Type Channel ID in Channel Boundary

The TW2836 also supports the extra type of digital channel ID in horizontal boundary of each channel. This information can be used for very easy memory management of each channel in DSP solution because this digital channel ID information includes not only the channel information but also line number of picture. The Auto channel ID format is described in the following Table 6.

Bit	Name	Function
[15:7]	LINENUM	Active Line number
6	FIELD	Field Polarity Information
5	REG_EN	Region Enable Information
4	ANAPATH	Analog switch information
[3:2]	CASCADE	Cascade Stage Information
[1:0]	VIN_PATH	Video Input Path Number (depending on DEC_PATH_Y)

Table 6 The digital channel ID information in active area	
---	--

This digital channel ID is enabled in the horizontal active area by setting "1" to the CH\_START (1x55) register. The following Fig 47 shows the digital channel ID in channel boundary.




Fig 47 The digital channel ID format in channel boundary



#### **Chip-to-Chip Cascade Operation**

The TW2836 supports chip-to-chip cascade connection up to 4 chips for 16-channel application and also provides the independent operation for display and record path. That is, the display path can be operated with cascade connection even though the record path is working in normal operation. Likewise, the cascade connection of record path is limited within 4 chips while the infinite cascade connection of display path can be supported for more than 16-channel application.

In cascade operation, the TW2836 transfers all information of slaver chips to master chip including video data, zoom factors, switching information and 2D box except overlay information such as single box, mouse pointer and bitmap information. Therefore, the master chip should be controlled for overlay and the lowest slaver chip should be controlled for the others such as video data, zoom control and switching queue.

# Channel Priority Control

When 2 channels are overlapped in chip-to-chip cascade operation for display path, there is a priority with the following order such as popup attributed channel of master device, popup attributed channel of slaver device, non-popup attributed channel of master device and non-popup attributed channel of slaver device. Using this popup attribute, the TW2836 can implement the channel overlay such as PIP, POP, and full D1 format channel switching in chip-to-chip cascade connection.

For QUAD multiplexing record output in chip-to-chip cascade application, the popup priority of the channel is controlled via the QUAD\_MUX queue. The QUAD\_MUX operation is enabled via the POS\_CTL\_EN (1x70) register and the operation mode should be set into strobe operation (FUNC\_MODE = "1"). If the POS\_CTL\_EN is "0", the channel position is defined via the PIC\_POS (1x6D) register and the priority from top to bottom layer is controlled by the popup attribute like the display path. If the POS\_CTL\_EN is "1", the channel position and priority is controlled by the predefined queue or interrupt.

The TW2836 supports the interrupt triggering via the POS\_INTR (1x70), POS\_CH (1x73, 1x74) register and also provides the internal or external triggering mode for the QUAD\_MUX operation. The triggering mode is selected via the POS\_TRIG\_MODE (1x70) register such as "0" for external trigger mode and "1" for internal trigger mode.

The QUAD\_MUX queue size can be defined by the POS\_QUE\_SIZE (1x71) register. To change the channel popup sequence in internal queue, the POS\_QUE\_WR (1x75) register should be set to "1" after defining the queue address with the POS\_QUE\_ADDR (1x75) register and the channel number with the POS\_CH (1x73, 1x74) register. The POS\_QUE\_WR register will be cleared automatically after updating queue. The QUAD\_MUX queue is shared with the normal switching queue so that the maximum queue size for QUAD\_MUX is 32 (=128/4) depth.

The QUAD\_MUX switching period can be defined via the POS\_QUE\_PERIOD (1x72) register that has 1 ~ 1024 period range in the internal triggering mode. The switching period unit is controlled via



the POS\_FLD\_MD (1x71) register as field or frame. If switching period unit is frame, switching will occur at the beginning of odd field. The internal field counter can be reset at anytime using the POS\_CNT\_RST (1x75) register that will be cleared automatically after set to "1". To reset an internal queue position, the POS\_QUE\_RST (1x75) register should be set to "1" and will be cleared automatically after set to "1". The structure of QUAD\_MUX switching operation is shown in the following Fig 48.




Fig 48 The structure of QUAD\_MUX switching operation when POS\_SIZE = 7

For QUAD\_MUX switching operation by field unit, the TW2836 supports an auto strobe mode for channel to be updated automatically with specific field data. The STRB\_FLD (1x04, 1x54) register is used to select specific field data in strobe mode and the STRB\_AUTO (1x07, 1x57) register is used to update it automatically.

The QUAD\_MUX operation has several limitations. The first is that the channel region should not be overlapped with other channel region via the PIC\_SIZE and PIC\_POS register. The second is that the channel position and popup property in live or strobe operation mode can be controlled by the popup/position control. But the channel position and priority in switch operation mode is determined by the QUAD\_MUX queue. The third is that the POS\_CH register in QUAD\_MUX queue should be set as the following sequence that is the left top, right top, left bottom and right bottom position in the picture. The POS\_CH register includes the cascade stage and channel number information.



#### 120 CIF/Sec Record Mode

For chip-to-chip cascade connection, the DLINKI, VLINKI and HLINKI pin in master chip should be connected to VDOUTX, VSENC and HSENC pin in slaver chips. So the VDOUTX, VSENC and HSENC output pin is only available in master device when cascaded.

The TW2836 has several registers for cascade operation such as the LINK\_EN, LINK\_NUM, LINK\_LAST (1x00) and SYNC\_DEL (1x7E) register. For lowest slaver chip, both LINK\_LAST\_X and LINK\_LAST\_Y should be set to "1". To receive the cascade data from slaver chip, either LINK\_EN\_X or LINK\_EN\_Y should be set to "1". To transfer the cascade data properly among the chips, the LINK\_NUM and SYNC\_DEL should be set properly in accordance with its order. The information of switching channel can be taken from master chip via the channel ID in video stream output or by reading the MUX\_OUT\_CH (1x08, 1x6E) register. The information of switching channel can be taken from the lowest slaver chip via the MPP1/2 pins. The following Fig 49 illustrates the cascade connection for 120 CIF/Sec record mode.




Fig 49 The cascade connection for 120 CIF/sec record mode



#### 240 CIF/Sec Record Mode

The TW2836 supports 240 CIF/Sec record mode in chip-to-chip cascade connection. In this case, the display path is composed of 4 chip cascade stage, but the record path consists of 2 chip cascade stage. That is, two lowest slaver chips for record path should be set with the LINK\_LAST\_Y = "1" and the switching channel information can be taken from two master chips for record path via the channel ID in video stream or by reading the MUX\_OUT\_CH (1x6E) register. The following Fig 50 illustrates the cascade connection for 240 CIF/Sec record mode.




Fig 50 The cascade connection for 240 CIF/sec record mode



#### 480 CIF/Sec Record Mode

The TW2836 also supports 480 CIF/Sec record mode in chip-to-chip cascade connection. In this case, the display path is composed of 4 chip cascade stage, but the record path has no cascade connection. Even though the record path has no cascade connection, the LINK\_NUM should be set properly in accordance with its cascade order for correct channel number in channel ID and the LINK\_EN\_Y should be set to "0" or the LINK\_LAST\_Y should be set to "1". The TW2836 transfers the slaver chip information to master chip such as zoom control and 2D box only for display path and the switching channel information for record path can be taken from each chip via the channel ID in video stream or by reading the MUX\_OUT\_CH (1x6E) register. The following Fig 51 illustrates the cascade connection for 480 CIF/Sec record mode.




Fig 51 The cascade connection for 480 CIF/Sec record mode



#### Infinite Cascade Mode for Display Path

In normal cascade connection, the master chip has LINK\_NUM = "0" and the lowest slaver chip has LINK\_NUM = "3". The master chip can output both display and record path, but the slaver device can output only record path. To implement more than 16 channel application, the TW2836 also provides the infinity cascade connection for display path. That is, the video data and popup information can be transferred to next cascade chip even though the master chip is set with LINK\_NUM = "0" and the slaver chip with LINK\_NUM = "3" for display path. This mode can be enabled via the T\_CASCADE\_EN (1x7F) register.

The following Fig 52 illustrates the multiple cascade connection for display path. In this example, the display path in the last master chip can output 32 channel video and the record path can implement "480 CIF/sec" with lower 4 chips and "120 CIF/sec" with upper 4 chips.




Fig 52 Infinite cascade mode for display path



### **OSD (On Screen Display) Control**

The TW2836 provides various overlay layers such as 2D box layer, bitmap layer, single box layer and mouse pointer layer that can be overlaid on display and record path independently. The following Fig 53 shows the overlay block diagram.




Fig 53 Overlay block diagram

The bitmap data can be downloaded from host and supported up to 2 fields \* 6 pages for display path and 2 field \* 1 page for record path. The TW2836 supports four single and 2D arrayed boxes that are programmable for size, position and color.

Dual analog video outputs and dual digital video outputs can enable or disable a bitmap, single box and mouse pointer overlay respectively. The overlay priority of OSD is shown in Fig 54. The various OSD overlay function is very useful to build GUI interface.




Fig 54 The overlay priority of OSD layer



### 2 Dimensional Arrayed Box

The TW2836 supports four 2D arrayed boxes that have programmable cell size up to 16x16. The 2D arrayed box can be used to make table menu or display motion detection information via the 2DBOX\_MODE (2x60, 2x68, 2x70, 2x78) register. The 2D arrayed box is displayed on each path by the 2DBOX\_EN (2x60, 2x68, 2x70, and 2x78) register.

For each 2D arrayed box, the number of row and column cells is defined via the 2DBOX\_HNUM and 2DBOX\_VNUM (2x66, 2x6E, 2x76, and 2x7E) registers. The horizontal and vertical location of left top is controlled by the 2DBOX\_HL (2x62, 2x6A, 2x72, and 2x7A) register and the 2DBOX\_VT (2x64, 2x6C, 2x74, and 2x7C) registers. The horizontal and vertical size of each cell is defined by the 2DBOX\_VW (2x65, 2x6D, 2x75, and 2x7D) registers and the 2DBOX\_HW (2x63, 2x6B, 2x73, and 2x7B) registers. So the whole size of 2D arrayed box is same as the sum of cells in row and column.


The boundary of 2D arrayed box is enabled by the 2DBOX\_BNDEN (2x61, 2x69, 2x71, and 2x79) register and its color is controlled via the 2DBOX\_BNDCOL (2x5F) register which selects one of 4 colors such as 0% black, 25% gray, 50% gray and 75% white.

Especially the TW2836 provides the function to indicate cursor cell inside 2D arrayed box. The cursor cell is enabled by the 2DBOX\_CUREN (2x60, 2x68, 2x70, and 2x78) register and the displayed location is defined by the 2DBOX\_CURHP and 2DBOX\_CURVP (2x67, 2x6F, 2x77, and 2x7F) registers. Its color is a reverse color of cell boundary. It is useful function to control motion mask region.

The plane of 2D arrayed box is separated into mask plane and detection plane. The mask plane represents the cell defined by MD\_MASK (2x86 ~ 2x9D, 2xA6 ~ 2xBD, 2xC6 ~ 2xDD, 2xE6 ~ 2xFD) register. The detection plane represents the motion detected cell excluding the mask cells among whole cells. The mask plane of 2D arrayed box is enabled by the 2DBOX\_MSKEN (2x60, 2x68, 2x70, 2x78) register and the detection plane is enabled by the 2DBOX\_DETEN (2x60, 2x68, 2x70, 2x78) register. The color of mask plane is controlled by the MASK\_COL (2x5B ~ 2x5E) register and the color of detection plane is defined by the DET\_COL (2x5B ~ 2x5E) register. The mask plane of 2D arrayed box using the CLUT (2x13 ~ 2x1E) register. The mask plane of 2D arrayed box shows the mask information according to the MD\_MASK registers automatically and the additional narrow boundary of each cell is provided to display motion detection via the 2DBOX\_DETEN register and its color is a reverse cell boundary color. The plane can be mixed with video data by the 2DBOX\_MIX (2x60, 2x68, 2x70, 2x78) register and the alpha blending level is controlled as 25%, 50%, and 75% via the ALPHA\_2DBOX (2x1F) register. Even in the horizontal / vertical mirroring mode, the video data and motion detection result can be matched via the 2DBOX\_VINV (2x81, 2xA1, 2xC1, 2xE1) registers.

The TW2836 has 4 2D arrayed boxes so that 4 video channels can have its own 2D arrayed box for motion display mode. To overlay mask information and motion result on video data properly, the scaling ratio of video should be matched with 2D arrayed box size.





The following Fig 55 shows the 2D arrayed box of table mode and motion display mode.

Fig 55 The 2D arrayed box in table mode and motion display mode

In case those several 2D arrayed boxes have same region, there will be a conflict of what to display for that region. Generally the TW2836 defines that 2D arrayed box 0 has priority over other 2D arrayed box. So if a conflict happens between more than 2 2D arrayed boxes, 2D arrayed box 0 will be displayed first as top layer and 2D arrayed box 1, box 2, and box 3 are hidden beneath that are not supported for pop-up attribute like channel attribute.



#### **Bitmap Overlay**

The TW2836 has bitmap overlay function for display and record path independently. Each bitmap overlay function block consists of display RAM, lookup table (LUT) and overlay control block. The display RAM stores the downloaded bitmap data from host via the OSD\_BUF\_DATA ( $2x00 \sim 2x03$ ) registers by 4 dot unit for display path and 8 dot unit for record path. Actually, the downloaded bit map data consists of index and attributes such as mix and blink. The TW2836 can support max 6 frame bit map pages for display path, and 1 frame for record path. But to extend the bit map page to 1 ~ 5 frame page, the save function is not allowed because those frame pages are overlapped with save function page.


The TW2836 has the respective display RAM for display and record path and supports full bitmap overlay with 720 x 576/480 dot resolution for both paths. Each dot has its own attributes such as mix, blink, and LUT index (6 bits for display path and 2 bits for record path). The mix attribute makes character mixed with video data and blink attribute gets character to be blinked with the period defined by the BLK\_TIME (2x1F) register. The index attribute selects the displayed color out of 64 colors in display path and 4 colors in record path. If the index is 0xFFh for display path and 0xFh for record path, the dot is disabled and cannot be displayed on the picture. The lookup table (LUT) converts the index into the real displayed color (Y/Cb/Cr). The relationship between the OSD\_BUF\_DATA and the displayed location is shown in the following Fig 56.

IIX BLINK	IN	NDEX (6 bit)		MIX BI	INK		INDEX (6 b	it)	MIX	BLINK		INDEX	(6 bit)		MIX	BLINK		INDE)	< (6 bit)	
OSD_	_BUF_DA	ATA[31:24	]		05	SD_BUF_D	DATA[23	16]		(	OSD_BUF_	DATA	A[15:8	]			OSD_BUF	_DAT	A[7:0]	
	Dot 0	0				Dot	t1				Do	ot 2					De	ot 3		
	- mont lof	h la a ati a a																		
ot 0 displayed																[	Dot 3 displa	iyed n	nost ri	ght locat
ot displayed																[	Dot 3 displa	iyed n	nost ri	ght locati
	= 0xFFh		d path													[	Dot 3 displa	iyed n	nost ri	ght locati
ot display Off	= 0xFFh DATA fo	or recor	·	MIX BI	ink II	NDEX (2 bit)	MIX BLI	IK INDEX (2 bit)	міх	BLINK	INDEX (2 bit)	MIX	BLINK	INDEX (2 bit)	MIX					ght locati
ot display Off	= 0xFFh DATA fo EX (2 bit) N	or recor	INDEX (2 bit)			NDEX (2 bit) ATA[23:20]		K INDEX (2 bit)			INDEX (2 bit) DATA[15:12]			INDEX (2 bit) DATA[11:8]		BLINK		MIX	BLINK	

Dot 0 displayed most left location \_\_\_\_\_ Dot 7 displayed most right location Dot display Off = 0xFh

Fig 56 The relationship between the OSD\_BUF\_DATA and the displayed location





The following Fig 57 shows the structure of the display RAM in display and record path.

Fig 57 The structure of the display RAM

The TW2836 support two method for downloading in display RAM such as using internal buffer and using graphic acceleration via the OSD\_ACC\_EN (2x0A) register. The internal buffer usage is normal method to download a bit map data by 4 ~ 64 dot for display path and 8 ~ 128 dot for record path through the OSD\_BUF\_DATA, OSD\_BUF\_ADDR and OSD\_BUF\_WR (2x04) register. The horizontal starting position for downloading bitmap in display RAM is defined by the OSD\_START\_HPOS (2x05) register with 4 dot unit for display path and 8 dot unit for record path. The vertical starting position for downloading bitmap is defined by the OSD\_START\_VPOS (2x07, 2x09) register with 1 line unit. The MSB of the OSD\_START\_VPOS selects the field of downloading as "0" is for odd field and "1" is for even field. The writing data size of internal buffer is defined by the OSD\_BL\_SIZE (2x0A) register and the writing path of internal buffer is selected by the OSD\_MEM\_PATH (2x0A) register ("0" for display path and "1" for record path). The download processing is started by the OSD\_MEM\_WR (2x0A) register that will be cleared automatically when downloading is finished.

The graphic acceleration is useful for single writing, box, line drawing and clearing bitmap data because it will automatically fill in specific display RAM area via the OSD\_BUF\_DATA. For the graphic acceleration, the OSD\_START\_HPOS, OSD\_START\_VPOS, OSD\_MEM\_PATH and OSD\_MEM\_WR registers except the OSD\_BL\_SIZE register are shared with internal buffer. Additionally the horizontal and vertical ending positions are defined by the OSD\_END\_HPOS (2x06) and OSD\_END\_VPOS (2x08) register. For proper graphic acceleration, the graphic acceleration may be separated into multiple regions like 16 x A + B. That is, the "A" region



can be divided by 16 unit (1unit is 8 dot for display path, 4 dot for record path) and the remained region can be less than 16 unit. So if the region can not be divided by 16 unit, the graphic acceleration should be performed two times independently. The graphic acceleration is started by the OSD\_MEM\_WR (2x0A) register that will be cleared automatically when graphic acceleration is finished.

The Fig 58 shows the flowchart for downloading data to display RAM and lookup table.




Fig 58 The flowchart for downloading data to display RAM

The field of bitmap is selected by the OSD\_FLD (2x0F) register for display and record path. For OSD\_FLD = "1" or "2", only one field data is displayed for both fields, but for OSD\_FLD = "3", frame data is displayed so that the bitmap resolution can be enhanced 2 times in vertical direction. For display path, the TW2836 can read the bitmap data from the extended page of display RAM via the OSD\_RD\_PAGE (2x0F) register. It's useful to change bitmap data from pre-downloaded bitmap page.

The blink period is controlled via the TBLINK\_OSD (2x1F) register as "0" for 0.25 sec, "1" for 0.5 sec, "2" for 1 sec, and "3" for 2 sec period. The alpha blending level is also controlled via ALPHA\_OSD (2x1F) register as 25%, 50%, and 75%.

The TW2836 supports dual color LUT (Look-Up Table) with Y/Cb/Cr color space for display and record path via the OSD\_INDEX\_Y (2x0B), OSD\_INDEX\_CB (2x0C) and OSD\_INDEX\_CR (2x0D)



register. The OSD\_INDEX\_ADDR (2x0E) register controls the writing position of LUT as "0 ~ 63" is for LUT of display path and "64 ~ 67" for record path. The update processing of color LUT is started by the OSD\_INDEX\_WR (2x0E) register that will be cleared automatically when downloading is finished.

The TW2836 also provides bitmap overlay function between display and record path via the OSD\_OVL\_MD (2x38) register as "0" for no overlay, "1" for low priority overlay, "2" for high priority overlay, and "3" for only the other path overlay. The following Fig 59 shows the bitmap overlay function between display and record path.




Fig 59 The bitmap overlay function between display and record path



### Single Box

The TW2836 provides 4 single boxes that can be used for picture masking or box cursor. Each single box has programmable location and size parameters with the BOX\_HL (2x22, 2x28, 2x2D, 2x34), BOX\_HW (2x23, 2x29, 2x2E, 2x35), BOX\_VT (2x24, 2x2A, 2x2F, 2x36) and BOX\_VW (2x25, 2x2B, 2x30, 2x37) registers. The BOX\_HL is the horizontal location of box with 2 pixel unit and the BOX\_HW is the horizontal size of box with 2 pixel unit. The BOX\_VT is the vertical location of box with 1 line unit and the BOX\_VW is the vertical size of box with 1 line unit.

The BOX\_PLNEN (2x20, 2x26, 2x2B, 2x32) register enables each plane color and its color is defined by the BOX\_PLNCOL (2x21, 2x27, 2x2C, 2x33) register, which selects one out of 12 fixed colors or 4 user defined colors using the CLUT (2x13 ~ 2x1E) register. Each box plane can be mixed with video data via the BOX\_PLNMIX (2x20, 2x26, 2x2B, 2x32) register and the alpha blending level is controlled via the ALPHA\_BOX (2x1F) register.

The color of box boundary is enabled via the BOX\_BNDEN (2x20, 2x26, 2x2B, 2x32) register and its color is defined by the BOX\_BNDCOL (2x20, 2x26, 2x2B, 2x32) registers.

In case that several boxes have same region, there will be a conflict of what to display for that region. Generally the TW2836 defines that box 0 has priority over box 3. So if a conflict happens between more than 2 boxes, box 0 will be displayed first as top layer and box 1 to box 3 are hidden beneath that are not supported for pop-up attribute unlike channel display.

#### **Mouse Pointer**

The TW2836 supports the mouse pointer that has attributes such as pointer enabling, pointer location, blink and sub-layer enabling. The mouse pointer can be overlaid on both display and record path independently.

The mouse pointer is located in the full screen according to the CUR\_HP (2x11) register with 2 pixel step and CUR\_VP (2x12) register with 1 line step. Two kinds of mouse pointer are provided through the CUR\_TYPE (2x10) register. The CUR\_SUB (2x10) register determines a pointer inside area to be filled with 100% white or to be transparent and the CUR\_BLINK (2x10) register controls a blink function of mouse. Actually the CUR\_ON (2x10) register enables or disables the mouse pointer for display and record path independently.



# Video Output

The TW2836 supports dual digital video outputs with ITU-R BT.656 format and 2 analog video outputs with built-in video encoder at the same time. Dual video controllers generate 4 kinds of video data such as the display path video data with/without OSD and the record path video data with/without the OSD. The CCIR\_IN (1xA0) register selects one of 4 video data for the digital video output and ENC\_IN (1xA0) register selects one of 4 video data for the analog video output as shown in Fig 60.





Fig 60 Video output selection


The TW2836 supports all NTSC and PAL standards for analog output, which can be composite video, or S-video video for both display and record path. All outputs can be operated as master mode to generate timing signal internally or slave mode to be synchronized with external timing.



#### **Timing Interface and Control**

The TW2836 can be operated in master or slave mode via the ENC\_MODE (1xA4) register. In master mode, the TW2836 can generate all of timing signals internally while the TW2836 receives all of timing signals from external device in slaver mode. The polarity of horizontal, vertical sync and field flag can be controlled by the ENC\_HSPOL, ENC\_VSPOL and ENC\_FLDPOL (1xA4) registers respectively for both master and slave mode. In slave mode, the TW2836 can detect field polarity from vertical sync and horizontal sync via the ENC\_FLD (1xA4) register or can detect vertical sync from the field flag via the ENC\_VS (1xA4) register. The detailed timing diagram is illustrated in the following Fig 61.







The TW2836 provides or receives the timing signal through the HSENC, VSENC and FLDENC pins. To adjust the timing of those pins from video output, the TW2836 has the ENC\_HSDEL (1xA6), ENC\_VSDEL and ENC\_VSOFF (1xA5) registers which control only the related signal timing regardless of analog and digital video output. Likewise, by controlling the ACTIVE\_VDEL (1xA7) and ACTIVE\_HDEL (1xA8) registers, only active video period can be shifted on horizontal and vertical direction independently. The shift of active video period produces the cropped video image because the timing signal is not changed even though active period is moved. So this feature is restricted to adjust video location in monitor for example.

To control the analog video timing differently from digital video output, the ACTIVE\_MD (1xA8) register can be used. For ACTIVE\_MD = "1", both analog and digital output timing can be controlled together, but for ACTIVE\_MD = "0", the active delay of only analog video output can be controlled independently.

In cascade application, these timing related register should be controlled with same value for all cascade chips and be operated as only master mode because HSENC and VSENC pin is dedicated to cascade purpose. (Please refer to "Chip-to-Chip Cascade Operation" section on page 76)



### Analog Video Output

The TW2836 supports analog video output using built-in video encoder, which generates composite or S-video with three 10 bit DAC for display and record path. The incoming digital video are adjusted for gain and offset according to NTSC or PAL standard. Both the luminance and chrominance are band-limited and interpolated to 27MHz sampling rate for digital to analog conversion. The NTSC output can be selected to include a 7.5 IRE pedestal. The TW2836 also provides internal test color bar generation.

#### **Output Standard Selection**

The TW2836 supports various video standard outputs via the SYS5060 (1x00) and ENC\_FSC, ENC\_PHALT, ENC\_PED (1xA9) registers as described in the following Table 7.

Format		Specification	<u> </u>	Register					
Format	Line/Fv (Hz)	Fh (KHz)	Fsc (MHz)	SYS5060	ENC_FSC	ENC_PHALT	ENC_PED		
NTSC-M	525/59.94	15.734	0 5705 45	0	0	0	1		
NTSC-J	525/59.94	15.754	3.579545	0	0	0	0		
NTSC-4.43	525/59.94	15.734	4.43361875	0	1	0	1		
NTSC-N	625/50	15.625	3.579545	1	0	0	0		
PAL-BDGHI	625/50	15.625	4.43361875	1	1	1	0		
PAL-N	625/50	15.025	4.43301075	Γ	I	I	1		
PAL-M	525/59.94	15.734	3.57561149	0	2	1	0		
PAL-NC	625/50	15.625	3.58205625	1	3	1	0		
PAL-60	525/59.94	15.734	4.43361875	0	1	1	0		

Table 7 Analog output video standards

If the ENC\_ALTRST (1xA9) register is set to "1", phase alternation can be reset every 8 field so that phase alternation keeps same phase every 8 field.



### Luminance Filter

The bandwidth of luminance signal can be selected via the YBW (1xAA) register as shown in the following Fig 62.





Fig 62 Characteristics of luminance filter

### **Chrominance Filter**

The bandwidth of chrominance signal can be selected via the CBW (1xAA) register as shown in the following Fig 63.



# Fig 63 Characteristics of chrominance Filter

# Digital-to-Analog Converter

The digital video data from video encoder is converted to analog video signal by DAC (Digital to Analog Converter). The analog video signal format can be selected for each DAC independently via the DAC\_OUT\_SEL (1xA1, 1xA2) register like the following Table 8. Each DAC can be disabled independently to save power by the DAC\_PD (1xA1, 1xA2) register. The video output gain can also be controlled via the VOGAIN (0x41, 0x42) register.

	Path		Display							
	Format	No Output	CVBS	Luma	Chroma	CVBS				
	VAOYX	0	0	0	0	Х				
Ouptput	VAOCX	0	0	0	0	Х				
	VAOYY	0	0	Х	Х	0				

Table 8 The available output combination of DAC	
---	--

A simple reconstruction filter is required externally to reject noise as shown in the Fig 64.




Fig 64 Example of reconstruction filter



### **Digital Video Output**

The digital output data of ITU-R BT.656 format is synchronized with CLKVDOX/Y pin which is 27MHz for single output or 54MHz for dual output. Each digital data of display and record path can be output through VDOX and VDOY pin respectively on single output mode. For the dual output mode, both display and record path output can come out through only one VDOX or VDOY pin. The active video level of the ITU-R BT.656 can be limited to 1 ~ 254 via the CCIR\_LMT (1xA4) register. In case that channel ID is located in active video period, the CCIR\_LMT should be set to low for proper digital channel ID operation.

The following Table 9 shows the ITU-R BT.656 SAV and EAV code sequence.

	Table 9 TIU-R BT.656 SA												
	Li	ne		Condition			FVH		SAV/EAV Code Sequence				
	From	То	Field	Vertical	Horizontal	F	V	Н	First	Second	Third	Fourth	
_	523	3		Blank	EAV	4	4	1				0xF1	
	(1*1)	3	EVEN	DIATIK	SAV	1	1	0				0xEC	
	4	19	ODD	Blank	EAV	0	1	1				0xB6	
	4	19	UUU	DIANK	SAV	0	1	0				0xAB	
nes)	20	259	ODD	Active	EAV	0	0	1				0x9D	
60Hz (525Lines)	20	(263*1)	UDD	Active	SAV	0	0	0	0xFF	0x00	0x00	0x80	
z (5	260	265	ODD	Blank	EAV	0	1	1	UXET	0,000	0,00	0xB6	
60H	(264*1)	205	UUU	DIALIK	SAV	0	I	0				0xAB	
	266	282	EVEN	Blank	EAV	1	1	1				0xF1	
	200	202		Dialik	SAV	1	I	0				0xEC	
	283	522	EVEN	Active	EAV	1	0	1				0xDA	
	200	(525 <sup>*1</sup> )		Active	SAV	1	U	0				0xC7	
	1	22	ODD	Blank	EAV	0	1	1				0xB6	
	1	22	ODD	DIATIK	SAV	0		0				0xAB	
	23	310	ODD	Active	EAV	0	0	1				0x9D	
_	20	510	ODD	Adive	SAV	U	v	0				0x80	
50Hz (625Lines)	311	312	ODD	Blank	EAV	0	1	1				0xB6	
25Li	011	012	ODD	Blank	SAV	Ŭ		0	0xFF	0x00	0x00	0xAB	
lz (6	313	335	EVEN	Blank	EAV	1	1	1	UXI I	0,00	0,00	0xF1	
50H	010	000		Blank	SAV			0				0xEC	
	336	623	EVEN	Active	EAV	1	0	1				0xDA	
		020		Active	SAV	1	0	0				0xC7	
	624	625	EVEN	Blank	EAV	1	1	1				0xF1	
	024	020		Diam	SAV			0				0xEC	

Table 9 ITU-R BT.656 SAV and EAV code sequence

Note 1. The number of () is ITU-R BT. 656 standard. The TW2836 also supports this standard by CCIR\_STD register (1xA8 Bit[6]).

The TW2836 also supports ITU-R BT.601 interface through the VDOX and VDOY pin.



#### Single Output Mode

For the single output mode, each digital output data in display and record path can be output at 27MHz ITU-R BT 656 interface through VDOX and VDOY pin that are synchronized with CLKVDOX and CLKVDOY. The output data is selected by the CCIR\_OUT (1xA3) register which selects the display path data for "0" and record path data for "1". The timing diagram of single output mode for ITU-R BT.656 interface is shown in the following Fig 65.




Fig 65 Timing diagram of single output mode for 656 Interface

The TW2836 also supports 13.5MHz ITU-R BT 601 interface through VDOX and VDOY pin via the CCIR\_601 (1xA3) register. The output data is selected via the CCIR\_OUT register which chooses the display path data for "0" and record path data for "1". The timing diagram of single output mode for ITU-R BT 601 interface is shown in the following Fig 66.




Fig 66 Timing diagram of single output mode for 601 Interface

The video output is synchronized with CLKVDOX and CLKVDOY pins whose phase and frequency can be controlled by the ENC\_CLK\_FR\_X, ENC\_CLK\_FR\_Y, ENC\_CLK\_PH\_X and ENC\_CLK\_PH\_Y (1xAD) registers.



### **Dual Output Mode**

The TW2836 also supports dual output mode that is time-multiplexed with display and record path data at 54MHz clock rate. The sequence is related with the CCIR\_OUT (1xA3) register that the display path data precedes the record path for CCIR\_OUT = "2" and the record path data precedes the display path for CCIR\_OUT = "3". This mode is useful to reduce number of pins for interface with other devices. The timing diagram of dual output mode for ITU-R BT 656 interface is illustrated in the Fig 67.




Fig 67 Timing diagram of dual output mode for 656 Interface

The TW2836 also supports dual output mode with 13.5MHz ITU-R BT 601 interface that is timing multiplexed to 27MHz through VDOX and VDOY pin via the CCIR\_601 (1xA3) register. The sequence is determined by the CCIR\_OUT register like 54MHz ITU-R BT.656 interface. The timing diagram of single output mode for ITU-R BT 601 interface is shown in the following Fig 68.




Fig 68 Timing diagram of dual output mode for 601 Interface

The video output is synchronized with CLKVDOX and CLKVDOY pins whose polarity and frequency can be controlled by the ENC\_CLK\_FR\_X, ENC\_CLK\_FR\_Y, ENC\_CLK\_PH\_X and ENC\_CLK\_PH\_Y registers.



# Host Interface

The TW2836 provides serial and parallel interfaces that can be selected by HSPB pin. When HSPB is low, the parallel interface is selected, the serial interface for high. Some of the interface pins serve a dual purpose depending on the working mode. The pins HALE and HDAT [7] in parallel mode become SCLK and SDAT pins in serial mode and the pins HDAT [6:1] and HCSB0 in parallel mode become slave address in serial mode respectively. Each interface protocol is shown in the following figures.

Pin Name	Serial Mode	Parallel Mode		
HSPB	HIGH	LOW		
HALE	SCLK	AEN		
HRDB	Not Used (VSSO)	RENB		
HWRB	Not Used (VSSO)	WENB		
HCSB0	Slave Address[0]	CSB0		
HCSB1	Not Used (VSSO)	CSB1		
HDAT[0]	Not Used (VSSO)	PDATA[0]		
HDAT[1]	Slave Address[1]	PDATA[1]		
HDAT[2]	Slave Address[2]	PDATA[2]		
HDAT[3]	Slave Address[3]	PDATA[3]		
HDAT[4]	Slave Address[4]	PDATA[4]		
HDAT[5]	Slave Address[5]	PDATA[5]		
HDAT[6]	Slave Address[6]	PDATA[6]		
HDAT[7]	SDAT	PDATA[7]		

Table 10 Pin assignments for serial and parallel interface



# **Serial Interface**

HDAT [6:1] and HCSB0 pins define slave address in serial mode. Therefore, any slave address can be assigned for full flexibility. The Fig 69 shows an illustration of serial interface for the case of slave address (Read : "0x85", Write : 0x84").





Fig 69 The serial interface for the case of slave address. (Read : "0x85", Write : "0x84")

The TW2836 has total 3 pages for registers (1 page can contain 256 registers) so that the page index [1:0] is used for selecting page of registers. Page 0 is assigned for video decoder, Page 1 is for video controller / encoder and Page 2 is for OSD / motion detector / Box / Mouse pointer.

The detailed timing diagram is illustrated in the Fig 70 and Fig 71.

The TW2836 also supports automatic index increment so that it can read or write continuous multibytes without restart. Therefore, the host can read or write multiple bytes in sequential order without writing additional slave address, page index and index address. The data transfer rate on the bus is up to 400K bits/s.








Fig 71 Read timing of serial interface



# **Parallel Interface**

In parallel interface, page of registers can be selected by CSB0 and CSB1 pins, which are working as page index [1:0] in serial interface. Page number 0 is selected by CSB1 = "0" and CSB0 = "0", page number 1 is by CSB1 = "0" and CSB0 = "1", and page number 2 is by CSB1 = "1" and CSB0 = "0". The TW2836 also supports automatic index increment for parallel interface. The writing and reading timing is shown in the Fig 72 and Fig 73 respectively. The detail timing parameters are in Table 11.




Fig 72 Write timing of parallel interface with auto index increment mode




Fig 73 Read timing of parallel interface with auto index increment mode



Parameter	Symbol	Min	Тур	Max	Units
CSB setup until AEN active	Tsu(1)	10			ns
PDATA setup until AEN,WENB active	Tsu(2)	10			ns
AEN, WENB, RENB active pulse width	Tw	40			ns
CSB hold after WENB, RENB inactive	Th(1)	60			ns
PDATA hold after AEN,WENB inactive	Th(2)	20			ns
PDATA delay after RENB active	Td(1)			12	ns
PDATA delay after RENB inactive	Td(2)	60			ns
CSB inactive pulse width	Tcs	60			ns
RENB active delay after AEN inactive RENB active delay after RENB inactive	Trd	60			ns

Table 11 Timing parameters of parallel interface



# **Interrupt Interface**

The TW2836 provides the interrupt request function via an IRQ pin. Any video loss, motion, blind, and night detection will make IRQ pin high or low whose polarity can be controlled via the IRQ\_POL (1x76) register. The host can distinguish what event makes interrupt request to IRQ pin by reading the status of IRQENA\_NOVID (1x78), IRQENA\_MD (1x79), IRQENA\_BD (1x7A) and IRQENA\_ND (1x7B) registers that have different function for reading and writing. For writing mode, setting "1" to those registers enables to detect the related event. For reading mode, the state of those registers has two kinds of information depending on the IRQENA\_RD (1x76) register. For IRQENA\_RD = "1", the state of those registers denotes the related event status. The interrupt request will be cleared automatically by reading those registers when the IRQENA\_RD is "0". The following Fig 74 is show an illustration of the interrupt sequence.




Fig 74 the illustration of Interrupt Sequence

The TW2836 also provides the status of video loss, motion, blind and night detection for individual channel through the MPP0/1 pins with the control of the MPPSET (1xB0, 1xB1, 1xB3, 1xB5) register.



# **MPP Pin Interface**

The TW2836 provides the multi-purpose pin through the DLINKI and MPP1/2 pin that is controlled via the MPP\_MD, MPP\_SET, MPP\_DATA (1xB0 ~ 1xB5) register. But, DLINK pin is also used for cascaded interconnection in cascaded application. The following Table 12 shows the detailed mode with the control of the related register.

MPP_MD	MPP_SET	I/O	MPP_DATA	Remark
	0	In	Input Data from Pin	Default
	1		Strobe_det_c	
	2		CHID_MUX[3:0]	Capture path
	3		CHID_MUX[7:4]	Capture path
0	4		Mux_out_det[15:12]	
0	5 – 7	Out	-	Reserved
	8		Strobe_det_d	Display Path
	9 – 13		-	Reserved
	14		{1'b0, H, V, F}	BT. 656 Sync
	15		{hsync, vsync, field, link}	Analog Encoder Sync
1	0	Out	Write Data to Pin	GPP I/O Mode
· ·	1	In	Input Data from Pin	GFF I/O Mode
	0		Decoder H Sync	
	1		Decoder V Sync	Bit[3:0] : VIN3 ~ VIN0
	2		Decoder Field Sync	
	3		Decoder Ch 0/1 [7:4]	MSB for Ch 0/1
	4		Decoder Ch 0/1 [3:0]	LSB for Ch 0/1
	5		Decoder Ch 2/3 [7:4]	MSB for Ch 2/3
	6		Decoder Ch 2/3 [3:0]	LSB for Ch 2/3
2	7	Out	-	Reserved
2	8	Out	Novid_det_m	
	9		Md_det_m	For VINA
	10		Bd_det_m	$(ANA_SW = 0)$
	11		Nd_det_m	
	12		Novid_det_s	
	13		Md_det_s	For VINB
	14		Bd_det_s	(ANA_SW = 1)
	15		Nd_det_s	

Table 12 MPP Pin Interface Mode

The TW2836 also supports four channel real-time record output using MPP1 and MPP2 pin. The video output is synchronized with CLKMPP1 and CLKMPP2 pins whose polarity and frequency can be controlled via the DEC\_CLK\_FR\_X, DEC\_CLK\_FR\_Y, DEC\_CLK\_PH\_X and DEC\_CLK\_PH\_Y registers.



# **Control Register**

# **Register Map**

For Video Decoder

	Add	ress											
VIN0	VIN1	VIN2	VIN3	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0		
0x00	0x10	0x20	0x30		DET FORMAT *		DET COLOR *	LOCK_COLOR *	LOCK GAIN *	LOCK OFST *	LOCK HPLL *		
0x01	0x11	0x21	0x31	IFMTMAN	_	IFORMAT	_	ĀGC	PEDEST	DET_NONSTD *	DET_FLD60 *		
0x02	0x12	0x22	0x32				HDELAY	_XY [7:0]			-		
0x03	0x13	0x23	0x33				HACTIVE	_XY [7:0]					
0x04	0x14	0x24	0x34				VDELAY	_XY [7:0]					
0x05	0x15	0x25	0x35				VACTIVE	_XY [7:0]					
0x06	0x16	0x26	0x36	0	0	VACTIVE_XY[8]	VDELAY_XY[8]	HACTIVE	_XY [9:8]	HDELAY	_XY [9:8]		
0x07	0x17	0x27	0x37				HL						
0x08	0x18	0x28	0x38				-	AT					
0x09	0x19	0x29	0x39				CC						
0x0A	0x1A	0x2A	0x3A					RT					
0x0B	0x1B	0x2B	0x3B	YBWI	COM		YPEAK_MD			K_GN			
0x0C	0x1C	0x2C	0x3C	0	0	CK				_GN			
0x0D	0x1D	0x2D	0x3D	0	0	0	0	ANA_SW	SW_RESET	WPEA			
0x0E	0x1E	0x2E	0x3E	0	0	0	1	0	0	0	1		
	-	40			SDEL	WPEA	K_REF	WPEA	<_RNG	WPEA	K_TIME		
	0x			MPPCLK_OEB		VOGAINCX		0		VOGAINYX			
		42		0	0	0	0	0		VOGAINYY			
	0x			0	1	0	0	GNT		OST	IME		
	0x			SLIC					IDTH		_		
		45		FLDN	-	VSMODE	FLDPOL	HSPOL	VSPOL	1	0		
-		46		IFCO		CL		ACC <sup>*</sup>	TIME	APC"	TIME		
		47		0	1	C_C		0		CDEL			
	0x	48 49					U_0						
	-	-						SAIN					
-	0x	4A 4B						OFF					
		<u>4В</u> 4С		0	0	1	V_(	OFF VADC PD3	VADC PD2	VADC PD1	VADC PD0		
		40 4D		0	0	0	0	NOVI			VADC_PD0		
		4D 4E		0	0	0	0	0	J_MD 1	0	1		
	0x 0x			0	0	0	0	0	0	0	0		
		50		0	0	0	0	0	0	0	0		
	0x 0x			1	0	0	0	0	0	0	0		
		52		0	0	0	0	0	1	1	0		
		53		0	0	0	0	0	0	0	0		
	-	.55 54		0	0	0	0	0	0	0	0		
		55		•	FL	•	· · ·		-	AV	•		
		60		0	0	0	0	0	0	0	0		



# For Video Decoder

	Add	ress		BIT7	DITC	BIT5	BIT4	DITO	BIT2	DITA	BIT0		
VIN0	VIN1	VIN2	VIN3	DII7	BIT6	БПЭ	DI14	BIT3	DIIZ	BIT1	ыти		
		(61		0	0	0	0	0	0	0	0		
		(62		0	0	0	0	0	0	0	0		
		(63		0	0	0	0	0	0	0	0		
		64		0	0	0	0	0	0	0	0		
	-	(65		0	0	0	0	0	0	0	0		
		66		0	0	0	0	0	0	0	0		
		(67		0	0	0	0	0	0	0	0		
-		(68 (69		0	0	0	0	0	0	0	0		
-		69 6A		0	0	0	0	0	0	0	0		
		:6B		0	0	0	0	0	0	0	0		
		6C		0	0	0	0	0	0	0	0		
		6D		0	0	0	0	0	0	0	0		
		6E		0	0	0	0	0	0	0	0		
		6F		0	0	0	0	0	0	0	0		
		(70		0	0	0	0	0	0	0	0		
		(71		0	0	0	0	0	0	0	0		
		(72		0	0	0	0	0	0	0	0		
		(73		0	0	0	0	0	0	0	0		
	-	74		0	0	0	0	0	0	0	0		
0x80	0x90	0xA0	0xB0	DEC_F	PATH_X	0	0	VSF	LT_X	HSF	T_X		
0x81	0x91	0xA1	0xB1				VSCALE	_X [15:8]	-		_		
0x82	0x92	0xA2	0xB2					E_X [7:0]					
0x83	0x93	0xA3	0xB3					_X [15:8]					
0x84	0x94	0xA4	0xB4				HSCAL	E_X [7:0]					
0x85	0x95	0xA5	0xB5	0	0	0	0		_T_PB	HSFL	T_PB		
0x86	0x96	0xA6	0xB6					_PB [15:8]					
0x87	0x97	0xA7	0xB7					_PB [7:0]					
0x88	0x98	0xA8	0xB8				HSCALE						
0x89	0x99	0xA9	0xB9		10.10			_PB [7:0]					
0x8A	0x9A	0xAA	0xBA	0/1	/2/3	VSCALE_Y	HSCALE_Y		LT_Y	HSF	_1_Y		
0x8B	0x9B	0xAB	0xBB				HDELAY						
0x8C 0x8D	0x9C	0xAC 0xAD	0xBC 0xBD					E_PB[7:0] / PB[7:0]					
0x8D 0x8E	0x9D 0x9E	0xAD 0xAE	0xBD 0xBE					2_PB[7:0] E_PB[7:0]					
0x8E 0x8F	0x9E 0x9F	0xAE 0xAF	0xBE 0xBF	0	0	VACTIVE_PB[8]	VDELAY_PB[8]		E_PB[9:8]	HDELAY			
0,01		:C0	UXDI	0	PB FLDPOL			MAN PBCROP	PB CROP MD	PB AG			
		:C0 :C1		LIM 656 PB	LIM 656 X	0	LIM_656_Y1	INCAN_I DONOF		LIM 656 Y0			
		C2		0	LIM 656 DEC		LIM_656_Y3			LIM_656_Y0 LIM_656_Y2			
		. <u>C2</u> .C3		0		EN_PB		BGNDCOL	AUTOBGNDPB				
		C4				DEN Y		20.2002		GNDEN X			
<u> </u>		C5				DLY Y		1	-	PAL DLY X			
		C6		1	1	1	1			PAL_DET_X PAL_DLY_PB			
		C7		1	1	1	1	1	1	1	1		



#### For Video Decoder

Address VIN0 VIN1 VIN2 VIN3	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
0xC8	0	0	0	0	0	FLD_OFST_PB	FLD_OFST_Y	FLD_OFST_X	
0xC9	0	0	1	1	1	1	0	0	
0xCA	0	OUT_CHID	0	0	1	1	1	1	
0xFE	0x28*								

Notes 1. "\*" stand for read only register

2. VIN0 ~ VIN3 stand for video input 0 ~ video input 3.

#### For Video Controller (Display path)

Address CH0 CH1 CH2 CH3 CH4 CH5 CH6 CH7	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0		
1x00	SYS 5060	OVERLAY	LINK LAST X	LINK LAST Y	LINK EN X	LINK EN Y	LINK NUM			
1x01	0	0	0	TBLINK	FRZ FRAME	DUAL_PAGE	STRB FLD			
1x02	RECALL FLD	ECALL FLD SAVE FLD SAVE HID				SAVE ADDR				
1x03	SAVE_REQ									
1x04	STRB_REQ									
1x05	NOVID_MODE		0	0	0	AUTO_ENHACE	INVALIE	_MODE		
1x06	MUX_MODE	0	MUX	_FLD	0	0	0	0		
1x07	STRB_AUTO	0	0	INTR_REQX	INTR_CH					
1x08		MUX_OUT_CH0				MUX_OUT_CH1				
1x09		MUX_OUT_CH2				MUX_OUT_CH3				
1x0A		CHID_MUX_OUT								
1x0B	ZM_EV	ZM_EVEN_OS ZM_ODD_OS			FR_EVEN_OS FR_ODD_OS			DD_OS		
1x0C	ZMENA	H_ZM_MD ZMBNDCOL ZMBNDEN ZMAREAEN				ZMA	REA			
1x0D	ZOOMH									
1x0E	ZOOMV									
1x0F		_FLD		BNDCOL		BGDCOL		BLKCOL		
1x10 1x18 1x20 1x28 1x13 1x1B 1x23 1x2E		POP_UP		MODE	ANA_PATH_SEL	PB_PATH_EN		erved		
1x11 1x19 1x21 1x29 1x14 1x1C 1x24 1x2C		FRZ_CH	H_MIRROR	V_MIRROR	ENHANCE	BLANK	BOUND	BLINK		
1x12 1x1A 1x22 1x2A 1x15 1x1D 1x25 1x2D		0	FIELD_OP	DVR_IN	RECALL_ADDR					
1x16 1x1E 1x26 1x2E 1x16 1x1E 1x26 1x2E		FLD_CONV	PB_STOP	EVENT_PB	PB_CH_NUM					
1x17 1x1F 1x27 1x2F 1x17 1x1F 1x27 1x2F		0	0	0	0	0	0	0		
1x30 1x34 1x38 1x3C 1x40 1x44 1x48 1x4C	PICHL									
1x31 1x35 1x39 1x3D 1x41 1x45 1x49 1x4E		PICHR								
1x32 1x36 1x3A 1x3E 1x42 1x46 1x4A 1x4E		PICVT								
1x33 1x37 1x3B 1x3F 1x43 1x47 1x4B 1x4F		PICVB								

Notes 1. "\*" stand for read only register

2. CH0 ~ CH7 stand for channel 0 ~ channel 7.



## For Video Controller (Record path)

Address	D.77	DITO	5175	5174	DITA	DITO	DIT	DITA	
CH0 CH1 CH2 CH3	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
1x50	MEDIAN_MD	TM_S			•	TM_THR			
1x51	0		FRAME_FLD		0	0	SIZE_	MODE	
1x52	TBLINK	FRZ_FRAME	TM_W	IN_MD	0	0	0	0	
1x53	0	0	0	0	0	0	0	0	
1x54	0		3_FLD	DUAL_PAGE			_REQ		
1x55		_MODE		CH_START	0	AUTO_NR_EN	INVALIE		
1x56	MUX_MODE	TRIG_MODE	MUX_	_FLD	PIN_TF	RIG_MD	PIN_TF	RIG_EN	
1x57	STRB_AUTO				QUE_SIZE				
1x58 1x59					RIOD[7:0]				
		RIOD[9:8]	EXT_TRIG	INTR_REQY		MUX_V	VR_CH		
1x5A	QUE_WR	Q POS RD CTL			QUE_ADDR		OUE ONT DOT	OUE DOG DOT	
1x5B 1x5C	0	Q_POS_RD_CIL	Q_DATA_		MUX_SKIP_EN P CH[15:8]	ACCU_TRIG	QUE_CNI_RSI	QUE_PUS_RST	
1x5D					P_CH[15:0]				
1x5E					IUX OUT				
1x5E	FR7	FLD	BND		BGD	COL	BLK	COL	
1x60 1x63 1x66 1x69	CH EN	POP UP		MODE	NR_EN_DM			PATH Y	
1x61 1x64 1x67 1x6A	0	FRZ CH	H_MIRROR	V MIRROR	0	BLANK	BOUND	BLINK	
1x62 1x65 1x68 1x6B	0	0	FIELD OP		0	0	0	0	
1x6C	PIC S	SIZE3	PIC S		PIC	SIZE1		SIZE0	
1x6D	PIC_I	POS3	PIC_F	POS2	PIC_	POS1	PIC_	POS0	
1x6E		MUX_O	UT_CH0			MUX_O	UT_CH1		
1x6F			UT_CH2				UT_CH3		
1x70		POS_TRIG_MODE		POS_INTR	0	POS_RD_CTL	POS_DAT.	A_RD_CTL	
1x71	POS_PE	RIOD[9:8]	POS_FLD_MD			POS_SIZE			
1x72				POS_QUE	E_PER[7:0]				
1x73			_CH0			POS			
1x74			_CH2				_CH3		
1x75	POS_QUE_WR			-	-	POS_QUE_ADDR			
1x76	IRQENA_RD	0	0	0	0	0	IRQ_POL	IRQ_RPT	
1x77 1x78		IDOCNA		IRQ_P	ERIOD	IDOENIA			
1x78 1x79			NOVID_S				NOVID_M A MD M		
1x79 1x7A		IRQEN/					A BD M		
1x7A 1x7B		IRQEN					A ND M		
1x7D		DET NO			0	0		0	
1x70	0	0		0	0	0			
1x7E	1	0	SYNC DEL	0	0		K CTL		
1x7E	MEM INIT	0		0	0	1	0	0	
1x80	VIS ENA	VIS_AUTO_EN	AUTO RPT EN	VIS DET EN	-	VIS CODE EN		1	
1x81					EL HOS				
1x82	VIS FI	LD OS	0			VIS PIXEL WIDTH			
1x83	0		0			VIS_LINE_OS			
1x84				VIS HI	GH VAL				



## For Video Controller (Record path)

Address	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0		
CH0 CH1 CH2 CH3	DITT	ы	BITO			BITZ	Bitt	Birt		
1x85				VIS_LO						
1x86	AUTO_VBI_DET	0	VBI_ENA	VBI_CODE_EN	VBI_RIC_ON	VBI_FLT_EN	CHID_RD_TYPE	VBI_RD_CTL		
1x87				VBI_PIX	EL_HOS					
1x88	VBI_FL		VAV_CHK			VBI_PIXEL_WIDTH				
1x89		VBI_SIZE				VBI_LINE_OS				
1x8A				VBI_MID						
1x8B			DET_	CHID_TYPE/{3'b0, auto		_valid}				
1x8C					CHID0					
1x8D				AUTO_						
1x8E					_CHID2					
1x8F					_CHID3					
1x90					_CHID0					
1x91				USER_						
1x92					CHID2					
1x93					CHID3					
1x94					CHID4					
1x95					CHID5					
1x96					CHID6					
1x97				USER_						
1x98										
1x99				DET_0						
1x9A					CHID2					
1x9B 1x9C		DET_CHID3 DET_CHID4								
1x9C					CHID5					
1x9D 1x9E										
1x9E	DET_CHID6 DET_CHID7									
IX9F				DEI_						

Notes 1. "\*" stand for read only register

2. CH0 ~ CH3 stand for channel 0 ~ channel 3.



## For Video Output

Address	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
1xA0	ENC	_IN_X	ENC_	_IN_Y	CCIR	_IN_X	CCIR	_IN_Y	
1xA1	DAC_PD_CX	0	DAC_C	UT_YX	DAC_PD_YX	0	DAC_C	UT_CX	
1xA2	1		DAC_OUT_YY		DAC_PD_YY	0	0	0	
1xA3	CCIR_601_X	0	CCIR_	OUT_X	CCIR601_Y	0	CCIR_	OUT_Y	
1xA4	ENC_MODE	CCIR_LMT	ENC_VS	ENC_FLD	CCIR_FLDPOL	ENC_HSPOL	ENC_VSPOL	ENC_FLDPOL	
1xA5	ENC_\	/SOFF			ENC_	VSDEL			
1xA6				ENC_HS	SDEL[7:0]				
1xA7	ENC_HS	DEL[9:8]	TST_FSC_FREE			ACTIVE_VDEL			
1xA8	ACTIVE_MD	CCIR_STD			ACTIVE	E_HDEL			
1xA9	ENC	_FSC	0	0	1	ENC_PHALT	ENC_ALTRST	ENC_PED	
1xAA	ENC_C	CBW_X	ENC_	/BW_X	ENC_0	CBW_Y	ENC_`	YBW_Y	
1xAB	0	HOUT	VOUT	FOUT	ENC_BAR_X	ENC_CKILL_X		ENC_CKILL_Y	
1xAC	ENC_CL	K_FR_X	ENC_CL	K_PH_X		ENC_CL	K_CTL_X		
1xAD	ENC_CL	.K_FR_Y	ENC_CL	.K_PH_Y		ENC_CL	K_CTL_Y		
1xAE	DEC_CL	.K_FR_X	DEC_CL	.K_PH_X		DEC_CL	K_CTL_X		
1xAF	DEC_CL	.K_FR_Y	DEC_CL	.K_PH_Y		DEC_CL	K_CTL_Y		
1xB0	0	0	MPP_	_MD2	MPP	_MD1	MPP	_MD0	
1xB1		MPP0_S	ET_MSB			MPP0_S	SET_LSB		
1xB2		MPP0_DA	ATA_MSB			MPP0_D	ATA_LSB		
1xB3		MPP1_S	ET_MSB			MPP1_S	SET_LSB		
1xB4		MPP1_DA	ATA_MSB			MPP1_D	ATA_LSB		
1xB5		MPP2_S	ET_MSB			MPP2_S	SET_LSB		
1xB6		MPP2_DA	ATA_MSB			MPP2_D	ATA_LSB		
1xB7	MEM_INIT_DET	0	0	0	0	0	0	0	
1xB8					0				
1xB9	0	0	0	0	0	0	0	0	
1xBA	0	0	0	0	0	0	0	0	
1xBB	0	0	0	0	0	0	0	0	
1xBC	0	0	0	0	0	0	0	0	
1xBD	(	)	0			0	0		
1xBE	(	)	(	)		0	0		
1xBF	(	)	(	)		0		0	

Notes 1. "\*" stand for read only register

# For Character and Mouse Overlay

Address	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0			
2x00			•	OSD_BUF_	DATA[31:24]		•				
2x01					DATA[23:16]						
2x02				OSD_BUF	DATA[15:8]						
2x03				OSD_BUF	_DATA[7:0]						
2x04	OSD_BUF_WR	OSD_BUF_RD_MD	0	0		OSD_BU	F_ADDR				
2x05					ART_HPOS						
2x06					ND_HPOS						
2x07					T_VPOS[7:0]						
2x08				OSD_END	_VPOS[7:0]						
2x09			BL_SIZE		OSD_STAR	[_VPOS[9:8]	OSD_END	D_VPOS[9:8]			
0x0A	OSD_MEM_WR	D_MEM_WR OSD_ACC_EN OSD_MEM_PATH OSD_WR_PAGE 0 OSD_INDEX_F									
0x0B	OSD_INDEX_Y										
0x0C					IDEX_CB						
2x0D				OSD_IN							
2x0E											
2x0F	OSD_INDEX_CR           OSD_INDEX_WR         OSD_INDEX_ADDR           0         OSD_RD_PAGE         OSD_FLD_X         OSD_FLD_Y										
2x10	CUR_ON_X	CUR_ON_Y	CUR_TYPE	CUR_SUB	CUR_BLINK	0	CUR_HP [0]	CUR_VP [0]			
2x11					R_HP						
2x12					R_VP						
2x13					TO_Y						
2x14					TO_CB						
2x15					T0_CR						
2x16					T1_Y						
2x17					T1_CB						
2x18 2x19					Г1_CR IT2 Y						
2x19 2x1A											
2x1A 2x1B	CLUT2_CB CLUT2_CR										
2x1B 2x1C	CLUT3 Y										
2x10 2x1D					T3_CB						
2x1D 2x1E					T3_CR						
2x1E	TRUN	K OSD	ALPH/		ALPHA			IA BOX			

Notes



## For Single Box

	Ado	dress		BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
B0	B1	B2	B3	DII/	ыю	БПЭ	DI14	ыз	DIIZ	DIII	DIIV
2x20	2x26	2x2C	2x32	BOX_B	NDCOL	BOX_PLNMIX_Y	BOX_BNDEN_Y	BOXPLNEN_Y	BOX_PLNMIX_X	BOX_BNDEN_X	BOXPLNEN_X
2x21	2x27	2x2D	2x33		BOX_P	LNCOL		BOX_HL[0]	BOX_HW[0]	BOX_VT[0]	BOX_VW[0]
2x22	2x28	2x2E	2x34				BOX_I	HL[8:1]			
2x23	2x29	2x2F	2x35				BOX_H	IW[8:1]			
2x24	2x2A	2x30	2x36				BOX_\	/T[8:1]			
2x25	2x2B	2x31	2x37				BOX_\	/W[8:1]			
	2	x38		0	0	0	0	OVL_	MD_X	OVL_	MD_Y

Notes 1. B0 ~ B3 stand for single box 0 to 3.

### For 2D Arrayed Box Overlay

	Add			BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0							
2DB0	2DB1	2DB2	2DB3															
	2x	5B			MASKAR	EA0_COL			DETARE	A0_COL								
	2x	5C			MASKAR	EA1_COL			DETAREA1_COL									
	2x	5D			MASKAREA2_COL DETAREA2_COL								AREA2_COL DETAREA2_COL					
	2x	5E			MASKAR	EA3_COL			DETARE	DETAREA3_COL								
	2x	5F		MDBND	03_COL	MDBNE	D2_COL	MDBNE	01_COL	MDBNE	00_COL							
2x60	2x68	2x70	2x78	2DBOX_EN_X	2DBOX_EN_Y	2DBOX_MODE	2DBOX_CUREN	2DBOX_MIX		2DBOX_IN_SEL								
2x61	2x69	2x71	2x79	2DBOX_HINV	2DBOX_VINV	MASKAREA_EN	DETAREA_EN	2DBOX_BND_EN	0	2DBOX_HL[0]	2DBOX_VT[0]							
2x62	2x6A	2x72	2x7A				2DBOX	_HL[8:1]										
2x63	2x6B	2x73	2x7B				2DBO	X_HW										
2x64	2x6C	2x74	2x7C				2DBOX	_VT[8:1]										
2x65	2x6D	2x75	2x7D				2DBO	X_VW										
2x66	2x6E	2x76	2x7E		2DBOX_HNUM 2DBOX_VNUM					2DBOX_VNUM								
2x67	2x6F	2x77	2x7F		2DBOX_	CURHP			2DBOX_	CURVP								

Notes 1. 2DB0 ~ 2DB3 stand for 2D arrayed box 0 to 3.



### For Motion Detector

	Add	ress		BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
VIN0	VIN1	VIN2	VIN3	BII7	BIIO	BIID	B114	BII3	BIIZ	BILI	BIIU
2x80	2xA0	2xC0	2xE0	MD_DIS	MD_REFFLD	BD_CE	LSENS		BD_LV	SENS	
2x81	2xA1	2xC1	2xE1		ND_L\	/SENS			ND_TM	PSENS	
2x82	2xA2	2xC2	2xE2	MD_MASI	K_RD_MD	MD_	_FLD		MD_A	LIGN	
2x83	2xA3	2xC3	2xE3	MD_CE	LLSENS	MD_DUAL_EN			MD_LVSENS		
2x84	2xA4	2xC4	2xE4	MD_STRB_EN	MD_STRB			MD_S	PEED		
2x85	2xA5	2xC5	2xE5		MD_TM	IPSENS			MD_SF	PSENS	
2x86	2xA6	2xC6	2xE6								
2x88	2xA8	2xC8	2xE8								
2x8A	2xAA	2xCA	2xEA								
2x8C	2xAC	2xCC	2xEC								
2x8E	2xAE	2xCE	2xEE								
2x90	2xB0	2xD0	2xF0				MD_MA	SK[15:8]			
2x92	2xB2	2xD2	2xF2					01(10.0]			
2x94	2xB4	2xD4	2xF4								
2x96	2xB6	2xD6	2xF6								
2x98	2xB8	2xD8	2xF8								
2x9A	2xBA	2xDA	2xFA								
2x9C	2xBC	2xDC	2xFC								
2x87	2xA7	2xC7	2xE7								
2x89	2xA9	2xC9	2xE9								
2x8B	2xAB	2xCB	2xEB								
2x8D	2xAD	2xCD	2xED								
2x8F	2xAF	2xCF	2xEF								
2x91	2xB1	2xD1	2xF1					ASK[7:0]			
2x93	2xB3	2xD3	2xF3								
2x95	2xB5	2xD5	2xF5								
2x97	2xB7	2xD7	2xF7								
2x99	2xB9	2xD9	2xF9								
2x9B	2xBB	2xDB	2xFB								
2x9D	2xBD	2xDD	2xFD								
2x9E	2xBE	2xDE	2xFE	DET_NOVID_S	DET_MD_S	DET_BD_S	DET_ND_S	DET_NOVID_M	DET_MD_M	DET_BD_M	DET_ND_M

Notes 1. VIN0 ~ VIN3 stand for video input 0 ~ video input 3.

#### **Recommended Value**

For Video Decoder

	Add	ress			NT	SC			P	AL	
VIN0	VIN1	VIN2	VIN3	1 CH	4 CH	9 CH	16 CH	1 CH	4 CH	9 CH	16 CH
0x00	0x10	0x20	0x30	8'h00				8'h00			
0x01	0x11	0x21	0x31	C8				88			
0x02	0x12	0x22	0x32	20				20			
0x03	0x13	0x23	0x33	D0				D0			
0x04	0x14	0x24	0x34	06				05			
0x05	0x15	0x25	0x35	F0				20			
0x06	0x16	0x26	0x36	08				28			
0x07	0x17	0x27	0x37	80				80			
0x08	0x18	0x28	0x38	80				80			
0x09	0x19	0x29	0x39	80				80			
0x0A	0x1A	0x2A	0x3A	80				80			
0x0B	0x1B	0x2B	0x3B	02				82			
0x0C	0x1C	0x2C	0x3C	06				06			
0x0D	0x1D	0x2D	0x3D	00				00			
0x0E	0x1E	0x2E	0x3E	11				11			
	0x	40		00				00			
	0x	41		77				77			
	0x	42		07				07			
	0x	43		45				45			
	0x	44		A0				A0			
	0x	45		D0				D0			
	0x	46		2F				2F			
	0x	47		64				64			
	0x			80				80			
	0x			80				80			
	0x	4A		82				82			
	0x			82				82			
	0x			30				30			
	0x			0F				0F			
	0x			05				05			
	0x			00				00			
	0x			00				00			
	0x			80				80			
	0x			06				06			
	0x			00				00			
		54		00				00			
	0x			00				00			
		60		00				00			
	0x			00				00			
	0x			00				00			
		63		00				00			
		64 65		00				00			
	0x			00				00			
	0x			00				00			
	0x	07		00				00			

	Add	ress			NT	SC			P/	AL	
VIN0	VIN1	VIN2	VIN3	1 CH	4 CH	9 CH	16 CH	1 CH	4 CH	9 CH	16 CH
	0x			00				00	-		
	0x			00				00			
	0x			00				00			
	0x			00				00			
	0x	6C		00				00			
	0x	6D		00				00			
	0x	6E		00				00			
	0x	6F		00				00			
	0x	70		00				00			
	0x	71		00				00			
	0x	72		00				00			
	0x	73		00				00			
	0x	74		00				00			
0x80	0x90	0xA0	0xB0	00/40/	01/41/	06/46/	0B/4B/	00/40/	01/41/	06/46/	0B/4B/
				80/C0	81/C1	86/C6	8B/CB	80/C0	81/C1	86/C6	8B/CB
0x81	0x91	0xA1	0xB1	FF	7F	55	3F	FF	7F	55	3F
0x82	0x92	0xA2	0xB2	FF	FF	55	FF	FF	FF	55	FF
0x83	0x93	0xA3	0xB3	FF	7F	55	3F	FF	7F	55	3F
0x84	0x94	0xA4	0xB4	FF	FF	55	FF	FF	FF	55	FF
0x85	0x95	0xA5	0xB5	00	01	06	0B	00	01	06	0B
0x86	0x96	0xA6	0xB6	FF	7F	55	3F	FF	7F	55	3F
0x87	0x97	0xA7	0xB7	FF	FF	55	FF	FF	FF	55	FF
0x88	0x98	0xA8	0xB8	FF	7F	55	3F	FF	7F	55	3F
0x89	0x99	0xA9	0xB9	FF	FF	55	FF	FF	FF	55	FF
0x8A	0x9A	0xAA	0xBA	00/40/ 80/C0	31/71/ B1/F1	-	-	00/40/ 80/C0	31/71/ B1/F1	-	-
0x8B	0x9B	0xAB	0xBB	00				00			
0x8C	0x9C	0xAC	0xBC	D0				D0			
0x8D	0x9D	0xAD	0xBD	00				00			
0x8E	0x9E	0xAE	0xBE	F0				20			
0x8F	0x9F	0xAF	0xBF	08				28			
	0x			00				00			
	0x			00				00			
	0x			00				00			
	0x			07				07			
	0xC4			00				00			
	0xC5			00				FF	00	00	00
	0xC6			F0				F0			
	0xC7			FF				FF			
	0x			00				00			
	0x			3C				3C			
	0x			0F				0F			
	0x	FE		28				28			



#### For Video Controller

	Add	ress			NT	SC			P	AL	
CH0	CH1	CH2	CH3	1 CH	4 CH	9 CH	16 CH	1 CH	4 CH	9 CH	16 CH
	1x	00		8'h00				8'h80			
	1x			00				00			
	1x			00				00			
	1x			00				00			
	1x			00				00			
	1x	05		80				80			
	1x			00				00			
	1x07							00			
	1x	08		00				00			
	1x	09		00				00			
	1x(			00				00			
	1x(	)B		D7				D7			
	1x(			00				00			
	1x(	DD		00				00			
	1x(			00				00			
	1x	0F		A7				A7			
	1x	10		80				80			
	1x	18		81				81			
	1x	20		82				82			
	1x	28		83				83			
1x11	1x19	1x21	1x29	02				02			
1x12	1x1A	1x22	1x2A	00				00			
1x13	1x1B	1x23	1x2B	00				00			
1x14	1x1C	1x24	1x2C	00				00			
1x15	1x1D	1x25	1x2D	00				00			
1x16	1x1E	1x26	1x2E	00				00			
1x17	1x1F	1x27	1x2F	00				00			
	1x	30		00	00	00	00	00	00	00	00
	1x	31		B4	5A	3C	2D	B4	5A	3C	2D
	1x	32		00	00	00	00	00	00	00	00
	1x	33		78	3C	28	1E	90	48	30	24
	1x			00	5A	3C	2D	00	5A	3C	2D
	1x	35		B4	B4	78	5A	B4	B4	78	5A
	1x			00	00	00	00	00	00	00	00
	1x			78	3C	28	1E	90	48	30	24
	1x			00	00	78	5A	00	00	78	5A
	1x			B4	5A	B4	87	B4	5A	B4	87
	1x:			00	3C	00	00	00	48	00	00
	1x:			78	78	28	1E	90	90	30	24
	1x:			00	5A	00	87	00	5A	00	87
	1x:			B4	B4	3C	B4	B4	B4	3C	B4
	1x			00	3C	28	00	00	48	30	00
	1x			78	78	50	1E	90	90	60	24
	1x40 ~			00				00			
	1x			00				00			
	1x			00				00			
	1x	52		00				00			



	Add	225			NT	SC			P	AL .	
CH0	CH1	CH2	CH3	1 CH	4 CH	9 CH	16 CH	1 CH	4 CH	9 CH	16 CH
		-	0115		4011	3011	10 011	-	4011	3011	10 011
	1x 1x			00				00			
	1x:										
	1x:			80				80			
	1x:			00				00			
	1x:			00				00			
	1x			00 00				00			
	1x			00				00			
	1x			00				00			
	1x5C 1x5D			00				00			
				00				00			
	1x			00				00			
	1x			A7				A7			
	1x			80		-	-	80		-	-
	1x			81		-	-	81		-	-
	1x			82		-	-	82		-	-
	1x			83		-	-	83		-	-
1x61	1x64	1x67	1x6A	02		-	-	-			
1x62	1x65	1x68	1x6B	00		-	-	-			
	1x6			00	FF	-	-	00	FF	-	-
	1x6			00	E4	-	-	00	E4	-	-
	1x6			00				00			
	1x			00				00			
	1x <sup>-</sup>			00				00			
	1x <sup>-</sup>			00				00			
	1x <sup>-</sup>			00				00			
	1x <sup>-</sup>			00				00			
	1x <sup>-</sup>			00				00			
	1x			00				00			
	1x <sup>-</sup>			00				00			
	1x <sup>-</sup>			00				00			
	1x <sup>-</sup>			00				00			
	1x <sup>-</sup>			00				00			
	1x7			00				00			
	1x7			00				00			
	1x7			00				00			
	1x7			00				00			
	1x7			88				88			
	1x			84				84			
	1x			FF				FF			
	1x			00				00			
	1x			51				51			
	1x			07				07			
	1x			EB				EB			
	1x	85		10				10			
	1x	86		A8				A8			
	1x	87		00				00			
	1x	88		51				51			



Add	ress			NT	SC			PA	4L	
CH0 CH1	CH2	CH3	1 CH	4 CH	9 CH	16 CH	1 CH	4 CH	9 CH	16 CH
1x	89	-	E7				E7			
1x	8A		80				80			
1x	8B		00				00			
1x8	1x8C						00			
1x8	1x8D						00			
1x	8E		00				00			
1x	8F		00				00			
1x90 ~	- 1x9F		00				00			
1x	A0		77				77			
1x/	A1		23				23			
1x	A2		D0				D0			
1x	1xA2 1xA3						01			
1x/	A4		C0				C0			
1x	A5		10				10			
1x/	A6		00				00			
1x	A7		0D				0D			
1x	A8		20				20			
1x/	A9		09				4C			
1x/	AA		AA				AA			
1x/	1xAB						00			
1x/	1xAC						00			
1x/	1xAD		00				00			
1x/	٩E		00				00			
1x/	AF		00				00			
1xB0 ~	- 1xBF		00				00			

Notes 1. Blanks have the same value of 1 CH.

2. All values are Hexa format.

#### For Motion Detector

	Add	ress		NTSC	PAL
VIN0	VIN1	VIN2	VIN3	NISC	FAL
2x80	2xA0	2xC0	2xE0	8'h17	8'h17
2x81	2xA1	2xC1	2xE1	88	88
2x82	2xA2	2xC2	2xE2	08	08
2x83	2xA3	2xC3	2xE3	6A	6A
2x84	2xA4	2xC4	2xE4	07	07
2x85	2xA5	2xC5	2xE5	24	24

Notes 1. All values are Hexa format.



#### **Register Description**

0         0x00         DET_ FORMAT         DET_ COLOR         LOCK_ COLOR         LOCK_ GAIN         LOCK_ OFST         LOCK_ HPLL           3         0x30         DET_FORMAT         Status of video standard detection (Read only) 0         PAL-B/D         LOCK_ PAL-B/D         NTSC-N           DET_COLOR         Status of color detection (Read only)         0         Color is not detected         Color is not detected         Color is detected         Color is detected         Color demodulation loop is not locked         Color demodulation loop is locked         LOCK_GAIN         Status of locking for clamping loop (Read only)         O         Claming loop is not locked           LOCK_OFST         Status of locking for clamping loop (Read only)         O         Claming loop is not locked         LOCK_CHPLL         Status of locking for horizontal PLL (Read only)			scriptio		101	[4]	[0]	[0]	[4]	[0]		
1       0x10       DET_FORMAT       DET_COLOR       LOCK_COLOR       LOCK_GAIN       LOCK_OFST       LOCK_HPLL         2       0x20       3       0x30       0       PAL-B/D       LOCK_COLOR       LOCK_GAIN       LOCK_OFST       LOCK_HPLL         DET_FORMAT       Status of video standard detection (Read only)       0       PAL-B/D       1       PAL-M         2       PAL-N       3       PAL-60       4       NTSC-M       5       NTSC-4.43         6       NTSC-N       0       Color is not detected       1       Color is not detected       1         DET_COLOR       Status of color detection (Read only)       0       Color is not detected       1         LOCK_COLOR       Status of locking for color demodulation loop is not locked       1       Color demodulation loop is not locked         LOCK_COLOR       Status of locking for AGC loop (Read only)       0       Color demodulation loop is locked         LOCK_GAIN       Status of locking for clamping loop (Read only)       0       AGC loop is not locked         LOCK_OFST       Status of locking for clamping loop (Read only)       0       Claming loop is not locked         LOCK_HPLL       Status of locking for horizontal PLL (Read only)       0       Claming loop is locked	VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
2       0x20       FORMAT       COLOR       COLOR       GAIN       OFST       HPLL         3       0x30       FORMAT       Status of video standard detection (Read only)       0       PAL-B/D       1       PAL-M         2       PAL-M       2       PAL-N       3       PAL-60       4       NTSC-M         3       PAL-60       4       NTSC-M       5       NTSC-4.43       6       NTSC-N         DET_COLOR       Status of color detection (Read only)       0       Color is not detected       1       Color is not detected         LOCK_COLOR       Status of locking for color demodulation loop (Read only)       0       Color demodulation loop is not locked         LOCK_COLOR       Status of locking for AGC loop (Read only)       0       AGC loop is not locked         LOCK_GAIN       Status of locking for clamping loop (Read only)       0       AGC loop is not locked         LOCK_OFST       Status of locking for clamping loop (Read only)       0       Claming loop is not locked         LOCK_HPLL       Status of locking for clamping loop (Read only)       0       Claming loop is not locked         LOCK_HPLL       Status of locking for clamping loop (Read only)       0       Claming loop is not locked												
a       ox30         DET_FORMAT       Status of video standard detection (Read only)         0       PAL-B/D         1       PAL-M         2       PAL-N         3       PAL-60         4       NTSC-M         5       NTSC-4.43         6       NTSC-N         DET_COLOR       Status of color detection (Read only)         0       Color is not detected         1       Color is detected         LOCK_COLOR       Status of locking for color demodulation loop (Read only)         0       Color demodulation loop is not locked         1       Color demodulation loop is not locked         LOCK_COLOR       Status of locking for AGC loop (Read only)         0       AGC loop is not locked         LOCK_GAIN       Status of locking for clamping loop (Read only)         0       AGC loop is not locked         LOCK_OFST       Status of locking for clamping loop (Read only)         0       Claming loop is not locked         1       Claming loop is not locked         1       Claming loop is not locked         LOCK_HPLL       Status of locking for horizontal PLL (Read only)         0       Horizontal PLL is not locked												
DET_FORMAT       Status of video standard detection (Read only)         0       PAL-B/D         1       PAL-M         2       PAL-N         3       PAL-60         4       NTSC-M         5       NTSC-4.43         6       NTSC-N         DET_COLOR       Status of color detection (Read only)         0       Color is not detected         1       Color is detected         LOCK_COLOR       Status of locking for color demodulation loop (Read only)         0       Color demodulation loop is not locked         1       Color demodulation loop is not locked         1       Color demodulation loop (Read only)         0       Color demodulation loop (Read only)         0       AGC loop is not locked         1       AGC loop is not locked         LOCK_OFST       Status of locking for clamping loop (Read only)         0       Claming loop is not locked         1       Claming loop is not locked         1       Claming loop is not locked         1       Claming loop is locked         LOCK_HPLL       Status of locking for horizontal PLL (Read only)         0       Horizontal PLL is not locked				FURMAI		COLOR	COLOR	GAIN	0531	TPLL		
0       PAL-B/D         1       PAL-M         2       PAL-N         3       PAL-60         4       NTSC-M         5       NTSC-4.43         6       NTSC-N         DET_COLOR       Status of color detection ( <i>Read only</i> )         0       Color is not detected         1       Color is not detected         1       Color is detected         LOCK_COLOR       Status of locking for color demodulation loop ( <i>Read only</i> )         0       Color demodulation loop is not locked         1       Color demodulation loop is not locked         1       Color demodulation loop is locked         LOCK_GAIN       Status of locking for clamping loop ( <i>Read only</i> )         0       AGC loop is not locked         1       Clarming loop is not locked         1       Clarming loop is not locked         1       Clarming loop is locked         LOCK_HPLL       Status of locking for horizontal PLL ( <i>Read only</i> )         0       Horizontal PLL is not locked	3	0x30										
0       PAL-B/D         1       PAL-M         2       PAL-N         3       PAL-60         4       NTSC-M         5       NTSC-4.43         6       NTSC-N         DET_COLOR       Status of color detection ( <i>Read only</i> )         0       Color is not detected         1       Color is detected         LOCK_COLOR       Status of locking for color demodulation loop ( <i>Read only</i> )         0       Color demodulation loop is not locked         1       Color demodulation loop is not locked         1       Color demodulation loop is not locked         1       Color demodulation loop is locked         LOCK_GAIN       Status of locking for clamping loop ( <i>Read only</i> )         0       AGC loop is not locked         1       AGC loop is not locked         1       AGC loop is not locked         1       Cloming loop is not locked         1       Claming loop is not locked         1       Claming loop is not locked         1       Claming loop is locked         LOCK_HPLL       Status of locking for horizontal PLL ( <i>Read only</i> )         0       Horizontal PLL is not locked	DET		ΔΤ	Status of vid	eo standar	d detection	(Read only	()				
2PAL-N3PAL-604NTSC-M5NTSC-4.436NTSC-NDET_COLORStatus of color detection (Read only)0Color is not detected1Color is detected1Color demodulation loop (Read only)0Color demodulation loop is not locked1Color demodulation loop is not locked1AGC loop is not locked1AGC loop is not locked1Claming loop is not locked1Claming loop is not locked1Claming loop is not locked1Claming loop is lockedLOCK_HPLLStatus of locking for horizontal PLL (Read only)0Horizontal PLL is not locked	DLI	_1 01101	/ (1				(nead only	)				
3       PAL-60         4       NTSC-M         5       NTSC-4.43         6       NTSC-N         DET_COLOR       Status of color detection (Read only)         0       Color is not detected         1       Color is detected         LOCK_COLOR       Status of locking for color demodulation loop (Read only)         0       Color demodulation loop is not locked         1       Color demodulation loop is not locked         1       Color demodulation loop is locked         LOCK_GAIN       Status of locking for AGC loop (Read only)         0       AGC loop is not locked         1       AGC loop is not locked         1       AGC loop is locked         LOCK_OFST       Status of locking for clamping loop (Read only)         0       Claming loop is not locked         1       Claming loop is not locked         1       Claming loop is not locked         1       Claming loop is locked				1 PAL-M	-							
4       NTSC-M         5       NTSC-4.43         6       NTSC-N         DET_COLOR       Status of color detection (Read only)         0       Color is not detected         1       Color is detected         LOCK_COLOR       Status of locking for color demodulation loop (Read only)         0       Color demodulation loop is not locked         1       Color demodulation loop is not locked         1       Color demodulation loop is not locked         1       Color demodulation loop (Read only)         0       Color demodulation loop is not locked         LOCK_GAIN       Status of locking for AGC loop (Read only)         0       AGC loop is not locked         1       AGC loop is not locked         1       AGC loop is not locked         1       Color je not locked         1       AGC loop is not locked         1       Color je not locked         1       Cloop je not locked         1       Claming loop is locked         1       Claming loop is locked				2 PAL-N								
5       NTSC-4.43         6       NTSC-N         DET_COLOR       Status of color detection (Read only)         0       Color is not detected         1       Color is not detected         1       Color is detected         LOCK_COLOR       Status of locking for color demodulation loop (Read only)         0       Color demodulation loop is not locked         1       Color demodulation loop is not locked         1       Color demodulation loop is not locked         1       Color demodulation loop (Read only)         0       AGC loop is not locked         1       AGC loop is not locked         1       AGC loop is locked         LOCK_OFST       Status of locking for clamping loop (Read only)         0       Claming loop is not locked         1       Claming loop is not locked         1       Claming loop is locked         LOCK_HPLL       Status of locking for horizontal PLL (Read only)         0       Horizontal PLL is not locked				3 PAL-60								
6       NTSC-N         DET_COLOR       Status of color detection (Read only) 0       Color is not detected 1         LOCK_COLOR       Status of locking for color demodulation loop (Read only) 0       Color demodulation loop is not locked 1         LOCK_GAIN       Status of locking for AGC loop (Read only) 0       AGC loop is not locked 1         LOCK_OFST       Status of locking for clamping loop (Read only) 0       Claming loop is not locked 1         LOCK_HPLL       Status of locking for horizontal PLL (Read only) 0       Horizontal PLL is not locked				4 NTSC-N	1							
DET_COLORStatus of color detection (Read only) 0Color is not detected 1LOCK_COLORStatus of locking for color demodulation loop (Read only) 0Color demodulation loop is not locked 1LOCK_COLORStatus of locking for color demodulation loop is not locked 1Color demodulation loop is not locked 1LOCK_GAINStatus of locking for AGC loop (Read only) 0AGC loop is not locked 1LOCK_OFSTStatus of locking for clamping loop (Read only) 0Claming loop is not locked 1LOCK_HPLLStatus of locking for horizontal PLL (Read only) 0 0Horizontal PLL is not locked				5 NTSC-4	.43							
<ul> <li>Color is not detected</li> <li>Color is detected</li> <li>Color is detected</li> <li>Color demodulation loop (<i>Read only</i>)</li> <li>Color demodulation loop is not locked</li> <li>Color demodulation loop is locked</li> <li>Color demodulation loop (<i>Read only</i>)</li> <li>AGC loop is not locked</li> <li>AGC loop is not locked</li> <li>AGC loop is not locked</li> <li>Color demodulation loop (<i>Read only</i>)</li> <li>Claming loop is not locked</li> <li>Claming loop is not locked</li> <li>Claming loop is locked</li> </ul>				6 NTSC-N	1							
<ul> <li>Color is not detected</li> <li>Color is detected</li> <li>Color is detected</li> <li>Color demodulation loop (<i>Read only</i>)</li> <li>Color demodulation loop is not locked</li> <li>Color demodulation loop is locked</li> <li>Color demodulation loop (<i>Read only</i>)</li> <li>AGC loop is not locked</li> <li>AGC loop is not locked</li> <li>AGC loop is not locked</li> <li>Color demodulation loop (<i>Read only</i>)</li> <li>Claming loop is not locked</li> <li>Claming loop is not locked</li> <li>Claming loop is locked</li> </ul>												
1       Color is detected         LOCK_COLOR       Status of locking for color demodulation loop (Read only)         0       Color demodulation loop is not locked         1       Color demodulation loop is not locked         1       Color demodulation loop is locked         LOCK_GAIN       Status of locking for AGC loop (Read only)         0       AGC loop is not locked         1       AGC loop is not locked         1       AGC loop is locked         LOCK_OFST       Status of locking for clamping loop (Read only)         0       Claming loop is not locked         1       Claming loop is locked         LOCK_HPLL       Status of locking for horizontal PLL (Read only)         0       Horizontal PLL is not locked	DET	_COLO	R			•	ly)					
LOCK_COLORStatus of locking for color demodulation loop (Read only)0Color demodulation loop is not locked1Color demodulation loop is lockedLOCK_GAINStatus of locking for AGC loop (Read only)0AGC loop is not locked1AGC loop is not locked1AGC loop is not locked1Cloop is lockedLOCK_OFSTStatus of locking for clamping loop (Read only)0Claming loop is not locked1Claming loop is not locked1Claming loop is not locked1Claming loop is lockedLOCK_HPLLStatus of locking for horizontal PLL (Read only)0Horizontal PLL is not locked				0 Color is	not detecte	ed						
<ul> <li>Color demodulation loop is not locked</li> <li>Color demodulation loop is not locked</li> <li>Color demodulation loop is locked</li> <li>Color demodulation loop is locked</li> <li>AGC loop is not locked</li> <li>AGC loop is not locked</li> <li>AGC loop is locked</li> <li>Claming loop is not locked</li> <li>Claming loop is not locked</li> <li>Claming loop is locked</li> </ul>				1 Color is	1 Color is detected							
<ul> <li>Color demodulation loop is not locked</li> <li>Color demodulation loop is not locked</li> <li>Color demodulation loop is locked</li> <li>Color demodulation loop is locked</li> <li>AGC loop is not locked</li> <li>AGC loop is not locked</li> <li>AGC loop is locked</li> <li>Claming loop is not locked</li> <li>Claming loop is not locked</li> <li>Claming loop is locked</li> </ul>			∩₽	Status of loc	king for col	or demodul	ation loop	(Read only)				
1       Color demodulation loop is locked         LOCK_GAIN       Status of locking for AGC loop (Read only)         0       AGC loop is not locked         1       AGC loop is locked         LOCK_OFST       Status of locking for clamping loop (Read only)         0       Claming loop is not locked         1       Claming loop is not locked         0       Claming loop is not locked         1       Claming loop is not locked         0       Horizontal PLL (Read only)         0       Horizontal PLL is not locked	LUC	N_00L										
LOCK_GAIN       Status of locking for AGC loop (Read only)         0       AGC loop is not locked         1       AGC loop is locked         LOCK_OFST       Status of locking for clamping loop (Read only)         0       Claming loop is not locked         1       Claming loop is locked         LOCK_HPLL       Status of locking for horizontal PLL (Read only)         0       Horizontal PLL is not locked				•								
<ul> <li>0 AGC loop is not locked</li> <li>1 AGC loop is locked</li> <li>LOCK_OFST Status of locking for clamping loop (<i>Read only</i>)</li> <li>0 Claming loop is not locked</li> <li>1 Claming loop is locked</li> <li>LOCK_HPLL Status of locking for horizontal PLL (<i>Read only</i>)</li> <li>0 Horizontal PLL is not locked</li> </ul>					modulation	1000 13100	Keu					
<ul> <li>0 AGC loop is not locked</li> <li>1 AGC loop is locked</li> <li>LOCK_OFST Status of locking for clamping loop (<i>Read only</i>)</li> <li>0 Claming loop is not locked</li> <li>1 Claming loop is locked</li> <li>LOCK_HPLL Status of locking for horizontal PLL (<i>Read only</i>)</li> <li>0 Horizontal PLL is not locked</li> </ul>	LOC	K GAIN	J	Status of loc	kina for AG	Cloop (Re	ad only)					
1       AGC loop is locked         LOCK_OFST       Status of locking for clamping loop (Read only)         0       Claming loop is not locked         1       Claming loop is locked         LOCK_HPLL       Status of locking for horizontal PLL (Read only)         0       Horizontal PLL is not locked					-		<b>,</b> )					
LOCK_OFST       Status of locking for clamping loop (Read only)         0       Claming loop is not locked         1       Claming loop is locked         LOCK_HPLL       Status of locking for horizontal PLL (Read only)         0       Horizontal PLL is not locked					•							
Claming loop is not locked     Claming loop is locked     Claming loop is locked     Status of locking for horizontal PLL (Read only)     Horizontal PLL is not locked												
Claming loop is not locked     Claming loop is locked     Claming loop is locked     Status of locking for horizontal PLL ( <i>Read only</i> )     Horizontal PLL is not locked	LOC	K_OFS	г	Status of loc	king for cla	mping loop	(Read only	/)				
1       Claming loop is locked         LOCK_HPLL       Status of locking for horizontal PLL (Read only)         0       Horizontal PLL is not locked					-							
LOCK_HPLL Status of locking for horizontal PLL ( <i>Read only</i> ) 0 Horizontal PLL is not locked				-	•							
0 Horizontal PLL is not locked					•							
	LOC	K_HPLI	_	Status of loc	king for hor	izontal PLL	(Read onl	y)				
				0 Horizon	tal PLL is n	ot locked						
1 Horizontal PLL is locked				1 Horizon	tal PLL is lo	ocked						



VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	0x01								
1	0x11	IFMTMAN		IFORMAT		AGC	PEDEST	DET_	DET_
2	0x21					AGC	FEDESI	NONSTD *	FLD60 *
3	0x31								

Notes : \* Read only bits

IFMTMAN	<ul> <li>Setting video standard manually with IFORMAT</li> <li>Detect video standard automatically according to incoming video signal (default)</li> <li>Video standard is selected with IFORMAT</li> </ul>
IFORMAT	<ul> <li>Force the device to operate in a particular video standard when IFMTMAN is high or to free-run in a particular video standard on no-video status when IFMTMAN is low</li> <li>0 PAL-B/D (default)</li> <li>1 PAL-M</li> <li>2 PAL-N</li> <li>3 PAL-60</li> <li>4 NTSC-M</li> <li>5 NTSC-4.43</li> <li>6 NTSC-N</li> </ul>
AGC	<ul><li>Enable the AGC</li><li>0 Disable the AGC (default)</li><li>1 Enable the AGC</li></ul>
PEDEST	<ul> <li>Enable gain correction for 7.5 IRE black (pedestal) level</li> <li>No pedestal level (0 IRE is ITU-R BT.656 code 16) (default)</li> <li>7.5 IRE setup level (7.5 IRE is ITU-R BT.656 code 16)</li> </ul>
DET_NONSTD	<ul> <li>Status of non-standard video detection (<i>Read only</i>)</li> <li>The incoming video source is standard</li> <li>The incoming video source is non-standard</li> </ul>
DET_FLD60	<ul> <li>Status of field frequency of incoming video <i>(Read only)</i></li> <li>50Hz field frequency</li> <li>60Hz field frequency</li> </ul>



VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	0x06								
1	0x16	0	0	VACTIVE_	VDELAY_	HACITIV			′_XY[9:8]
2	0x26	0	0	XY[8]	XY[8]	HACITIVI	[9.0]	NUELAT	[9.0]
3	0x36								
0	0x02								
1	0x12								
2	0x22				HDELAY	_^1[1.0]			
3	0x32								

HDELAY\_XY This 10bit register defines the starting location of horizontal active pixel for display / record path. A unit is 1 pixel. The default value is decimal 32.

VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	0x06								
1	0x16	0	0	VACTIVE_	VDELAY_		E_XY[9:8]		′_XY[9:8]
2	0x26	0	0	XY[8]	XY[8]	HACITIVI	=_^1[9.0]	NUELAT	_^1[9.0]
3	0x36								
0	0x03								
1	0x13								
2	0x23				HACTIVE	:_^1[7.0]			
3	0x33								

HACTIVE\_XY This 10bit register defines the number of horizontal active pixel for display / record path. A unit is 1 pixel. The default value is decimal 720.



VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	0x06						-		
1	0x16	0	0	VACTIVE_	VDELAY_		E_XY[9:8]		
2	0x26	0	0	XY[8]	XY[8]	HACITIVI	=_^1[9.0]	NUELAT	_XY[9:8]
3	0x36								
0	0x04								
1	0x14								
2	0x24				VDELAY	[0.1]			
3	0x34								

VDELAY\_XY This 9bit register defines the starting location of vertical active for display / record path. A unit is 1 line. The default value is decimal 6.

VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	0x06						-		
1	0x16	0	0	VACTIVE_	VDELAY_		E_XY[9:8]		
2	0x26	0	0	XY[8]	XY[8]	HACIIIVI	=_^1[9.0]	NUELAT	′_XY[9:8]
3	0x36								
0	0x05								
1	0x15								
2	0x25				VACTIVE	[ <i>1</i> .0]			
3	0x35								

VACTIVE\_XY This 9bit register defines the number of vertical active lines for display / record path. A unit is 1 line. The default value is decimal 240.



VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	0x07								
1	0x17				н				
2	0x27					JE			
3	0x37								

HUE

Control the hue information. The resolution is 1.4° / LSB. 0 -180° : :

-	-
128	0° (default)
:	:
255	180°

VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	0x08								
1	0x18		SAT						
2	0x28				3/	1			
3	0x38								

SAT

Control the color saturation. The resolution is 0.8% / LSB.

0	0 %
:	:
128	100 % (default)
:	:
255	200 %



VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
0	0x09												
1	0x19		CONT										
2	0x29		CONT										
3	0x39												

CONT

Control the contrast. The resolution is 0.8% / LSB. 0 0 % : : 128 100 % (default) : :

255 200 %

VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
0	0x0A												
1	0x1A		DDT										
2	0x2A		BRT										
3	0x3A												

BRT

Control the brightness. The resolution is 0.2IRE / LSB.

0 -25 IRE : : 128 0 (default) : : 255 25 IRE



VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
0	0x0B										
1	0x1B	YBWI	COM	1BMD	YPEAK_		YPEA	K_GN			
2	0x2B				MD						
3	0x3B										
YBV	VI	S	elect the lu	minance tra	ap filter mod						
100	v i	0			trap filter me		lt)				
		1			ap filter mod	•					
CON	MBMD	S	elect the ac	daptive com	nb filter mod	e					
		0,	1 Adaptive	e comb filte	r mode (def	fault)					
		2	Force tr	ap filter mo	de						
		3	Not sup	ported							
YPE	AK_MD			-	eaking frequ	•					
		0		-	y band (defa	ault)					
		1	2~4 MH	z frequenc	y band						
YPE	AK_GN	С	ontrol the l	uminance c	eaking gain	n					
		0		king (defaul		-					
		1	12.5 %	5 (******	· ·						
		2	25 %								
		3	37.5 %								
		4	50 %								
		5	62.5 %								
		6	75 %								
		7	87.5 %								
		8	100 %								
		9	112.5 %	)							
		1(	0 125 %								
		1	1 137.5 %	)							
		1:	2 150 %								
		1:	3 162.5 %	)							
		14									
		15 187.5 %									

VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
0	0x0C								•			
1	0x1C	0	0	СК	ILL		CTI_	GN				
2	0x2C	0	0	UN ON			01					
3	0x3C											
CKII	-		Control the c	-								
		2		always aliv								
		3		always kille								
		Ū		arrayo ranc	, a							
CTI_	GN	C	ontrol the C	:TI gain								
		0		-								
		1	12.5 %									
		2	25 %									
		3	37.5 %									
		4	50 %									
		5	62.5 %									
		6	75 % (c	efault)								
		7	87.5 %									
		8	100 %									
		9	112.5 %									
		1	0 125 %									
		1	11 137.5 %									
		1	2 150 %									
		1	3 162.5 %									
		1	4 175 %									
		1	5 187.5 %									



VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
0	0x0D									
1	0x1D	0	0	0	0	ANA_SW	SW_	WPEAK_MD		
2	0x2D	Ŭ	Ũ	Ŭ	Ũ	/	RESET			
3	0x3D									
	ANA_SW       Control the analog input channel switch         0       VIN_A channel is selected (default)         1       VIN_B channel is selected         SW_RESET       Reset the system by software except control registers.									
SW_	RESET						•			
				-	n a few cloc	ks after ena	abled.			
		0		operation (	default)					
		1	Enables	soft reset						
<ul> <li>WPEAK_MD</li> <li>Select the automatic white peak control mode.</li> <li>0 No automatic white peak control (default)</li> <li>1 Suppress the excessive white peak level into WPEAK_REF level</li> <li>2 Increase the low level into WPEAK_REF level</li> <li>3 Suppress and Increase the input level into WPEAK_REF level</li> </ul>								) I		



VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	0x0E								
1	0x1E	0	0	0	1	0	0	0	1
2	0x2E	0	0	0	1	0	0	0	1
3	0x3E								

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register.



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x40	PB_\$	SDEL	WPEA	K_REF	WPEA	K_RNG	WPEA	K_TIME
<ul> <li>PB_SDEL</li> <li>Control the start point of active video from ITU-R BT.656 digital playbac</li> <li>0 No delay (default)</li> <li>1 1ck delay of 27MHz</li> <li>2 2ck delay of 27MHz</li> <li>3 3ck delay of 27MHz</li> </ul>								/back input
WPEAK_F	REF	evel for aut	omatic whit	e peak con	trol			
WPEAK_F					ite peak co	ntrol		
WPEAK_T			time consta r (default)	ant of auton	natic white p	oeak contro	I loop	



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x41	MPPCLK_ OEB		VOGAINCX		0	VOGAINYX		
0x42	0	0	0 0 0				VOGAINYY	

MPPCLK\_OEB

Control the tri-state of CLKMPP1/2 output pins

- 0 Outputs are Tri-state (default)
- 1 Outputs are enabled

#### VOGAIN

Control the gain of analog video output for each DAC

- 0 90.625 %
- 1 93.75 %
- 2 96.875 %
- 3 100 %
- 4 103.125 %
- 5 106.25 %
- 6 109.375 %
- 7 112.5 %



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x43	0	1	0	0	GNTIME OSTIME			
GNTIME		Control the 0 Slower 1 Slow ( 2 Fast 3 Faster	default)	ant of gain t	racking loop	Þ		
OSTIME		Control the 0 Slower 1 Slow ( 2 Fast 3 Faster	default)	ant of offset	tracking loo	ор		



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
0x44	1	0		HSWIDTH						

HSWIDTH Define the width of horizontal sync output. A unit is 1 pixel. The default value is decimal 32.

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
0x45	FLDN	/IODE	VSMODE	FLDPOL	HSPOL	VSPOL	1	0		
FLDMODE		<ul> <li>Select the field flag generation mode</li> <li>Field flag is detected from incoming video (default)</li> <li>Field flag is generated from small accumulator of detected field</li> <li>Field flag is generated from medium accumulator of detected field</li> <li>Field flag is generated from large accumulator of detected field</li> </ul>								
VSMODE		<ul> <li>Control the VS and field flag timing</li> <li>0 VS and field flag is aligned with vertical sync of incoming video (default)</li> <li>1 VS and field flag is aligned with HS</li> </ul>								
FLDPOL		0 Odd fie	FLD polarity eld is high (i ield is high							
HSPOL			HS polarity or sync dura or sync dura	•	t)					
VSPOL			VS polarity or sync dura or sync dura	•	t)					



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
0x46	IFCO	MP	CL	PF	ACC	TIME	APC	TIME				
IFCOMP	S	Select the I	F-compens	ation filter r	node							
	0	No cor	npensation	(default)								
	1	+1 dB/	+1 dB/ MHz									
	2											
	3	8 +3 dB/	+3 dB/ MHz									
CLPF	S		Color LPF n									
	0		z bandwidt									
	1		750KHz bandwidth (default)									
	2		z bandwidt									
	3	3 1.1MH	z bandwidtl	h								
ACCTIME	C	Control the	time consta	ant of auto o	color contro	l loop						
	0											
	1	Slow										
	2	E Fast										
	3	Faster	(default)									
APCTIME	C	Control the	time consta	ant of auto p	ohase contr	ol loop						
	0				-							
	1											
	2	2 Fast										
	3		(default)									
	-		<b>,</b> /									



[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
0	1	C_C	ORE	0		CDEL				
	Coring to re	educe the n	oise in the o	chrominanc	e					
	0 No cor	ing								
	1 Coring	Coring value is within 128 +/- 1 range								
	2 Coring	Coring value is within 128 +/- 2 range (default)								
	3 Coring	value is wi	thin 128 +/-	4 range						
	Adjust the g	group delay	of chromin	ance path r	elative to lu	iminance				
	0 -2.0 pi	kel								
	1 -1.5 pi	kel								
	2 -1.0 pi	kel								
	3 -0.5 pi	kel								
	4 0.0 pix	el (default)								
	5 0.5 pix	el								
	6 1.0 pix	el								
	7 1.5 pix	el								
		0 1 Coring to re 0 No cor 1 Coring 2 Coring 3 Coring 3 Coring 4 djust the g 0 -2.0 pix 1 -1.5 pix 2 -1.0 pix 3 -0.5 pix 4 0.0 pix 5 0.5 pix 6 1.0 pix	01C_CCoring to reduce the n0No coring1Coring value is wi2Coring value is wi3Coring value is wi3Coring value is wi4Coring value is wi1-1.5 pixel2-1.0 pixel3-0.5 pixel40.0 pixel (default)50.5 pixel61.0 pixel	0       1       C_CORE         Coring to reduce the noise in the of 0 No coring         1       Coring value is within 128 +/-2         2       Coring value is within 128 +/-3         3       Coring value is within 128 +/-3         3       Coring value is within 128 +/-3         4       Coring value is within 128 +/-3         4       0.0 pixel         1       -1.5 pixel         2       -1.0 pixel         3       -0.5 pixel         4       0.0 pixel (default)         5       0.5 pixel         6       1.0 pixel	0       1       C_CORE       0         Coring to reduce the noise in the chrominanc         0       No coring         1       Coring value is within 128 +/- 1 range         2       Coring value is within 128 +/- 2 range (decomposition)         3       Coring value is within 128 +/- 4 range         Adjust the group delay of chrominance path r       0         -2.0 pixel       1         1       -1.5 pixel         2       -1.0 pixel         3       -0.5 pixel         4       0.0 pixel (default)         5       0.5 pixel         6       1.0 pixel	0       1       C_CORE       0         Coring to reduce the noise in the chrominance         0       No coring         1       Coring value is within 128 +/- 1 range         2       Coring value is within 128 +/- 2 range (default)         3       Coring value is within 128 +/- 4 range         Adjust the group delay of chrominance path relative to lu         0       -2.0 pixel         1       -1.5 pixel         2       -1.0 pixel         3       -0.5 pixel         4       0.0 pixel (default)         5       0.5 pixel         6       1.0 pixel	0       1       C_CORE       0       CDEL         Coring to reduce the noise in the chrominance         0       No coring         1       Coring value is within 128 +/- 1 range         2       Coring value is within 128 +/- 2 range (default)         3       Coring value is within 128 +/- 2 range (default)         3       Coring value is within 128 +/- 4 range         Adjust the group delay of chrominance path relative to luminance         0       -2.0 pixel         1       -1.5 pixel         2       -1.0 pixel         3       -0.5 pixel         4       0.0 pixel (default)         5       0.5 pixel         6       1.0 pixel			



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x48				U_G	SAIN			

U\_GAIN Adjust gain for U (or Cb) component. The resolution is 0.8% / LSB. 0 0% : : 128 100 % (default)

	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
ſ	0x49				V_G	AIN			

V\_GAIN

Adjust gain for V (or Cr) component. The resolution is 0.8% / LSB.

0	0 %
:	:
128	100 % (default)
:	:
255	200 %



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x4A				U_(	DFF			

U\_OFF U (or Cb) offset adjustment register. The resolution is 0.4% / LSB. 0 -50 % : : 128 0 % (default) : :

255 50%

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x4B				V_0	DFF			

V\_OFF

V (or Cr) offset adjustment register. The resolution is 0.4% / LSB.

0 -50 % : : 128 0 % (default) : : 255 50 %



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x4C	0	0	1	1	ADC_PD			

ADC\_PD Power down the video ADC.

ADC\_PD[3:0] stands for CH3 to CH0.

0 Normal operation (default)

1 Power down

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x4D	0	0	0	0	NOVID_MD		1	1

NOVID\_MD

Select the No-video flag generation mode

0 Faster

- 1 Fast
- 2 Slow
- 3 Slower (default)



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x4E	0	0	0	0	0	1	0	1
0x4F	0	0	0	0	0	0	0	0
0x50	0	0	0	0	0	0	0	0
0x51	1	0	0	0	0	0	0	0
0x52	0	0	0	0	0	1	1	0
0x53	0	0	0	0	0	0	0	0
0x54	0	0	0	0	0	0	0	0

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register.

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
0x55		Fl	D		VAV						
FLD		<ul> <li>Status of the field flag for corresponding channel <i>(Read only)</i></li> <li>FLD[3:0] stands for VIN3 to VIN0.</li> <li>Odd field when FLDPOL (0x46) = 1</li> <li>Even field when FLDPOL (0x46) = 1</li> </ul>									
VAV	<ul> <li>Status of the vertical active video signal for corresponding channel (<i>Read only</i>). VAV[3:0] stands for VIN3 to VIN0.</li> <li>0 Vertical blanking time</li> <li>1 Vertical active time</li> </ul>										



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x60	0	0	0	0	0	0	0	0
0x61	0	0	0	0	0	0	0	0
0x62	0	0	0	0	0	0	0	0
0x63	0	0	0	0	0	0	0	0
0x64	0	0	0	0	0	0	0	0
0x65	0	0	0	0	0	0	0	0
0x66	0	0	0	0	0	0	0	0
0x67	0	0	0	0	0	0	0	0
0x68	0	0	0	0	0	0	0	0
0x69	0	0	0	0	0	0	0	0
0x6A	0	0	0	0	0	0	0	0
0x6B	0	0	0	0	0	0	0	0
0x6C	0	0	0	0	0	0	0	0
0x6D	0	0	0	0	0	0	0	0
0x6E	0	0	0	0	0	0	0	0
0x6F	0	0	0	0	0	0	0	0
0x70	0	0	0	0	0	0	0	0
0x71	0	0	0	0	0	0	0	0
0x72	0	0	0	0	0	0	0	0
0x73	0	0	0	0	0	0	0	0
0x74	0	0	0	0	0	0	0	0

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register.



СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
0	0x80		-				-		-	
1	0x90			0	0	VSFLT_X		HSFLT_X		
2	0xA0	DEC_F	DEC_PATH_X							
3	0xB0									

DEC\_PATH\_X Select the video input for each channel scaler in display path.

- 0 Video input from internal video decoder on VIN0 pin (default)
- 1 Video input from internal video decoder on VIN1 pin
- 2 Video input from internal video decoder on VIN2 pin
- 3 Video input from internal video decoder on VIN3 pin

VSFLT\_X Select the vertical anti-aliasing filter mode for display path.

- 0 Full bandwidth (default)
- 1 0.25 Line-rate bandwidth
- 2,3 0.18 Line-rate bandwidth

### HSFLT\_X Select the horizontal anti-aliasing filter mode for display path.

- 0 Full bandwidth (default)
- 1 2 MHz bandwidth
- 2 1.5 MHz bandwidth
- 3 1 MHz bandwidth



Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
	0	0x81												
	1	0x91												
	2	0xA1		VSCALE_X[15:8]										
х	3	0xB1												
	0	0x82												
	1	0x92		VSCALE_X[7:0]										
	2	0xA2	(A2)											
	3	0xB2												
	0	0x86												
	1	0x96		VSCALE_PB[15:8]										
	2	0xA6												
PB	3	0xB6												
. 0	0 0x87													
	1	0x97				VSCALE								
	2	0xA7				VOCALL	_י טני.ט							
	3	0xB7												

VSCALE The 16 bit register defines a vertical scaling ratio. The actual vertical scaling ratio is VSCALE/(2^16 – 1). The default value is 0xFFFF.

Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
	0	0x83		HSCALE_X[15:8]										
	1	0x93												
	2	0xA3												
х	3	0xB3												
	0	0x84												
	1	0x94		HSCALE_X[7:0]										
	2	0xA4	HOURLE_A[1.0]				/[1.0]							
	3	0xB4												
	0	0x88												
	1	0x98		HSCALE_PB[15:8]										
	2	0xA8												
PB	3	0xB8												
1 D	0	0x89												
	1	0x99		HSCALE_PB[7:0]										
	2	0xA9				TIOCALL	[1.0]							
	3	0xB9												

HSCALE The 16 bit register defines a horizontal scaling ratio. The actual horizontal scaling ratio is HSCALE/(2^16 – 1). The default value is 0xFFFF.



(	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	0	0x85		0	0	0	VSFLT_PB		HSFLT_PB	
	1	0x95	0							
	2	0xA5								
	3	0xB5								

VSFLT\_PB Select the vertical anti-aliasing filter mode for PB path.

- 0 Full bandwidth (default)
- 1 0.25 Line-rate bandwidth
- 2,3 0.18 Line-rate bandwidth

HSFLT\_PB Select the horizontal anti-aliasing filter mode for PB path.

- 0 Full bandwidth (default)
- 1 2 MHz bandwidth
- 2 1.5 MHz bandwidth
- 3 1 MHz bandwidth



СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	0x8A	(	)						
1	0x9A	1	1	VSCALE_	HSCALE_			HSFLT_Y	
2	0xAA	2	2	Y	Y	VOF	LT_Y	пог	
3	0xBA	3	3						

VSCALE_Y	<ul><li>Enable the half vertical scaling for record path.</li><li>0 Disable the vertical scaling (default)</li><li>1 Enable the half vertical scaling</li></ul>
HSCALE_Y	Enable the half horizontal scaling for record path.
VSFLT_PB	<ol> <li>Enable the half horizontal scaling</li> <li>Select the vertical anti-aliasing filter mode for record path.</li> </ol>
—	0 Full bandwidth (default)
	1 0.25 Line-rate bandwidth
	2,3 0.18 Line-rate bandwidth
HSFLT_PB	Select the horizontal anti-aliasing filter mode for record path.
	0 Full bandwidth (default)
	1 2 MHz bandwidth
	2 1.5 MHz bandwidth
	3 1 MHz bandwidth



СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	0x06								
1	0x16	0	0	VACTIVE_ PB[8]	VDELAY_		CITIVE_PB[9:8] HDELAY_PB[9:8]		
2	0x26	0			PB[8] HACITIVE_PB[9:8] HDELAY	[9.0]			
3	0x36								
0	0x02								
1	0x12								
2	0x22				HDELAY	_FD[1.0]			
3	0x32								

HDELAY\_PB This 10bit register defines the starting location of horizontal active pixel for PB path. A unit is 1 pixel. The default value is decimal 0.

СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
0	0x06			VACTIVE_				-		
1	0x16	0	0		VDELAY_				DB10-91	
2	0x26	0	0	PB[8]	PB[8]		_FD[9.0]			
3	0x36									
0	0x03									
1	0x13					וטיבוסס				
2	0x23				HACTIVE					
3	0x33									

HACTIVE\_PB This 10bit register defines the number of horizontal active pixel for PB path. A unit is 1 pixel. The default value is decimal 720.



СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	0x06								
1	0x16	0	0	VACTIVE_	VDELAY_		IVE_PB[9:8] HDELAY_PB[9:8]		
2	0x26	0	0	PB[8]	PB[8]	HACITIV	rb[9.0]	HDELAI	[9.0]
3	0x36								
0	0x04								
1	0x14				VDELAY				
2	0x24				VDELAT				
3	0x34								

VDELAY\_PB This 9bit register defines the starting location of vertical active for PB path. A unit is 1 line. The default value is decimal 0.

СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
0	0x06							-		
1	0x16	0	0	VACTIVE_	VDELAY_				_PB[9:8]	
2	0x26	0	0	PB[8]	PB[8]			NUELAT	_FD[9.0]	
3	0x36									
0	0x05									
1	0x15					וטיבוסם				
2	0x25				VACTIVE_PB[7:0]					
3	0x35									

VACTIVE\_PB This 9bit register defines the number of vertical active lines for PB path. A unit is 1 line. The default value is decimal 240.



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0xC0	0	PB_ FLDPOL	0	0	MAN_ PBCROP	PB_ CROP_MD	PB_AC	T_MD
PB_FLDP(	OL		FLD polarity ield is high eld is high	/ of playbac	k input			
MAN_PB_	CROP	1 Manua	ropping mo	de with fixe mode with H	d cropping	nput position (de ACTIVE and	,	
PB_CROP	P_MD		al record mo	ode or frame	e record mo	ode (default) frame recor	) d mode inp	ut
PB_ACT_I	MD	low	xels (defaul xels		or playbacl	k input whe	n MAN_PB	_CROP is



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
0xC1	LIM_656_ PB	LIM_656_ X		LIM_656_Y1			LIM_656_Y0				
0xC2	0	LIM_656_ DEC		LIM_656_Y3			LIM_656_Y2				
LMT_656_	PB	Control the	range of o	utput level fo	or PB path.						
		0 Output ranges are limited to 1 ~ 254 (default)									
		1 Output ranges are limited to 16 ~ 235									
LMT_656_	X	Control the	range of o	utput level fo	or display p	ath.					
		0 Outpu	t ranges are	e limited to 1	~ 254 (de	fault)					
		1 Output	t ranges are	e limited to 1	6 ~ 235						
LMT_656_	Y	Control the	range of o	utput level fo	or record pa	ath.					
		0 Output	t ranges are	e limited to 1	l ~ 254 (de	fault)					
		1 Output	t ranges are	e limited to 1	6 ~ 254						
		2 Output	t ranges are	e limited to 2	24 ~ 254						
		3 Outpu	t ranges are	e limited to 3	32 ~ 254						
		4 Outpu	t ranges are	e limited to 1	~ 235						
		5 Outpu	t ranges are	e limited to 1	6 ~ 235						
		6 Outpu	t ranges are	e limited to 2	24 ~ 235						
		7 Outpu	t ranges are	e limited to 3	32 ~ 235						
LMT_656_	DEC	Control the	range of o	utput level fo	or decoder	bypass mo	de.				
		0 Output	t ranges ar	e limited to 1	l ~ 254 (de	fault)					
		1 Outpu	t ranges are	e limited to 1	6 ~ 235						



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
0xC3		BGND	EN_PB		BGNDCOL	AUTO BGNDPB	AUTO BGNDY	AUTO BGNDX	
0xC4		BGNE	DEN_Y			BGND	BGNDPB BGNDY BGNDEN_X		

BGNDEN	<ul> <li>Enable the background color for each channel.</li> <li>BGNDEN[3:0] stands for CH3 to CH0.</li> <li>0 Background color is disabled (default)</li> <li>1 Background color is enabled</li> </ul>
BLKCOL	<ul> <li>Select the background color when BGNDEN = "1".</li> <li>Blue color (default)</li> <li>Black color</li> </ul>
AUTO_BGND	<ul><li>Select the decoder background mode.</li><li>Manual background mode (default)</li><li>Automatic background mode when No-video is detected.</li></ul>



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
0xC5		PAL_[	DLY_Y		PAL_DLY_X				
0xC6	1 1 1 1 PAL_DLY_PB								

PAL\_DLY

Select the PAL delay line mode.

0 Vertical scaling mode is selected in chrominance path (default)

1 PAL delay line mode is selected in chrominance path

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0xC7	1	1	1	1	1	1	1	1

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register.

Inde	ex	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0xC	8	0	0	0	0	0	FLD_ OFST_PB	FLD_ OFST_Y	FLD_ OFST_X

FLDOS

Remove the field offset between ODD and EVEN field.

- 0 Normal operation (default)
- 1 Remove the field offset between ODD and EVEN field

Inde	x	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0xC	9	0	0	1	1	1	1	0	0

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register.



I	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
C	0xCA	0	OUT_CHID	0	0	1	1	1	1

OUT\_CHID Enable the channel ID format in the horizontal blanking period for Decoder Bypass mode

0 Disable the channel ID format (default)

1 Enable the channel ID format

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0xFE			DEV_ID *				REV_ID *	

Notes "\*" stand for read only register

- DEV\_ID The TW2836 product ID code is 00101.
- REV\_ID The revision number.



	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
Γ	1x00	SYS_5060	OVERLAY	LINK LAST X	LINK LAST Y	LINK_EN_X	LINK_EN_Y	LINK_	NUM				
L						L							
S	SYS_50	)60	Select the standard format for video controller.										
			0 60Hz, 525 line format (default)										
			1 50Hz, 625 line format										
С	VERL	AY	Control the overlay between display and record path.										
			0 Disa	able the ove	rlay (defaul	t)							
			1 Ena	1 Enable the overlay									
				Define the lowest slaver chip in chip-to-chip cascade operation.									
L	INK_L	AST			-		cascade o	peration.					
			0 Master or middle slaver chip (default)										
			1 The lowest slaver chip										
L	INK_E	N	Control the chip-to-chip cascade operation for display and record path.										
			0 Disa	able the cas	cade opera	tion (default	)						
			1 Ena	ble the case	cade operat	ion							
L	INK_N	UM	Define th	ie stage nur	mber of chip	o-to-chip cas	scade conne	ection.					
			0 Mas	ter chip (de	fault)								
			1 1st slaver chip										
			2 2nd slaver chip										
			3 3rd slaver chip										



Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
Х	1x01	0	0	0	TBLINK	FRZ_FRAME	DUAL_PAGE	STRB	_FLD			
TBLIN	<	Co	ontrol the bl	ink period	of channel	boundary.						
		0	0 Blink for every 30 fields (default)									
		1	1 Blink for every 60 fields									
FRZ_F	RAME	Se	Select the field or frame mode on freeze status.									
		0	Field dis	play mode	(default)							
		1	Frame d	isplay mod	le							
DUAL_	PAGE	En	able the du	ual page op	peration.							
		0										
		1	Enable tl	he dual pa	ge operatio	on						
STRB_	FLD	Co	ontrol the fie	eld mode fo	or strobe o	peration.						
		0			nly (defaul							
		1	•	even field	•	,						
		2	•	first field o	•							
		3	Capture		<b>,</b>							
		U	2000.00									



Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
х	1x02	RECALL_ FLD	SAVE	_FLD	SAVE_HID		SAVE	_ADDR				
		1 20										
RECAL	L_FLD	Se	lect the fiel	d or frame	data on re	calling pict	ure.					
		0	Recall fra	ecall frame data from SDRAM (default)								
		1	Recall fie	eld data fro	m SDRAM							
SAVE_	FLD	Se	elect the field or frame data to save.									
	0											
		1	1 Save first even field data to SDRAM									
		2	Save firs	t any field (	data to SDI	RAM						
		3	Save firs	t frame (oc	ld and ever	n field) data	a to SDRA	Μ				
		0.										
SAVE_	HID		ntrol the pr	•	•							
		0			own in scre	•						
		1	Save pic	ture even t	hough hidc	len under o	other pictu	сe				
SAVE	ADDR	De	fine the sa	ve address		1.						
		Th	e unit addr	ess has 4N	/bit memor	v space.						
		0-3				• •	not use thi	is address.				
		0.0		fault = $0$ )								
		4-1	1 Ava	ailable add	ress for 64l	M SDRAM						
		12	-15 Re	served for	normal ope	ration. Do	not use thi	is address.				

Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Х	1x03				SAVE	REQ			

SAVE\_REQ Request to save for each channel. SAVE\_REQ[7:0] stands for channel 7 to 0 0 None operation (default)

1 Request to start saving picture



	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
ſ	Х	1x04		STRB_REQ						

STRB\_REQ Request strobe operation.

STRB\_REQ[7:0] stands for channel 7 to 0

0 None operation (default)

1 Request to start strobe operation

Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
х	1x05	NOVID <u>.</u>	_MODE	0	0	0	AUTO_ ENHANCE	INVALIE	_MODE

NOVID_MODE	Select the indication method for no-video channel
	0 Bypass (default)
	1 Capture last image
	2 Blanked with blank color
	3 Capture last image and blink channel boundary
AUTO_ENHANCE	Enable auto enhancement mode in field display mode
	0 Manual enhancement mode in field display mode (default)
	1 Auto enhancement mode in field display mode
INVALID_MODE	Select the indication mode for no channel area
	In horizontal and vertical active region
	0 Background layer with background color (default)
	1 $Y = 0$ , Cb/Cr = 128
	2  Y/Cb/Cr = 0
	3  Y/Cb/Cr = 0
	In horizontal and vertical blanking region
	0 Y = 16, Cb/Cr = 128 (default)
	1 Background layer with background color
	2 Y = 0, Cb = {0, F, V, 0, Cascade, linenum[8:7]}, Cr = {0, linenum[6:0]}

3 Y/Cb/Cr = 0



	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	Х	1x06	MUX_MODE	0	MUX	_FLD	0	0	0	0
MUX_MODEDefine the switch operation mode0Switch still mode (default)1Switch live mode										
0					d (default) Id	switch still	mode			

Pa	ath	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	Х	1x07	STRB_AUTO	0	0	INTR_REQX		INTF	R_CH	-

STRB_AUTO	<ul> <li>Enable automatic strobe mode when FUNC_MODE = "1"</li> <li>0 User strobe mode (default)</li> <li>1 Automatic strobe mode</li> </ul>
INTR_REQX	<ul> <li>Request to start the interrupt switch operation in display path</li> <li>0 None operation (default)</li> <li>1 Request to start the interrupt switch operation in display path</li> </ul>
INTR_CH	<ul> <li>Define the channel number for interrupt switch operation</li> <li>INTR_CH[3:2] represents the stage of cascaded chips for interrupt switch operation</li> <li>0 Master chip (default)</li> <li>1 1st slaver chip</li> <li>2 2nd slaver chip</li> <li>3 3rd slaver chip</li> </ul>
	<ul> <li>INTR_CH[1:0] represents the channel number for interrupt switch operation</li> <li>Channel 0 (default)</li> <li>Channel 1</li> <li>Channel 2</li> <li>Channel 3</li> </ul>

3 Channel 3



Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
v	1x08		MUX_OL	JT_CH0 *		MUX_OUT_CH1 *				
^	1x09		MUX_OL	JT_CH2 *		MUX_OUT_CH3 *				

Notes "\*" stand for read only register

MUX\_OUT\_CH0 Channel information in current field/frame for interrupt switch operation

MUX\_OUT\_CH1 Channel information in next field/frame for interrupt switch operation

MUX\_OUT\_CH2 Channel information after 2 fields for interrupt switch operation

MUX\_OUT\_CH3

Channel information after 3 fields for interrupt switch operation MUX\_OUT\_CH [3:2] represents the stage of cascaded chips for interrupt switch operation

- Master chip (default) 0
- 1st slaver chip 1
- 2 2nd slaver chip
- 3 3rd slaver chip

MUX\_OUT\_CH [1:0] represents the channel number for interrupt switch operation

- Channel 0 (default) 0
- 1 Channel 1
- 2 Channel 2
- Channel 3 3



Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
Х	1x0A		-	-	CHID_MU	IX_OUT *	-	-	-				
Notes	"*" stan	d for read	l only regis	ster									
CHID_	MUX_O				ld/frame in	•	•						
					presents th		ID latch en	abling puls	e				
		0->	0->1 Rising edge for channel ID Update										
		1->	1->0 Falling edge after 16 clock * 18.5 ns from rising edge										
		•											
				001 [6] rej	presents th	e updated	picture in i	nterrupt sw	vitch				
			eration	ا م ما									
			<ul><li>0 No Updated</li><li>1 Updated by new switching</li></ul>										
		1	Opdated	by new sw	atching								
		CH			oresents th	e field mor	le in interri	int switch c	neration				
			CHID_MUX_OUT [5] represents the field mode in interrupt switch operation 0 Frame Mode										
		1	Field Mo										
		·											
		CH	ID_MUX_	OUT [4] rej	presents th	e analog s	witch path						
		0	0 Analog switch 0 path										
		1	1 Analog switch 1 path										
		CH	CHID_MUX_OUT [3:2] represents the stage of cascaded chips for interrupt										
		SW	itch operat										
		0	Master c	•									
		1	1st slave										
		2	2nd slave	•									
		3	3rd slave	er chip									
					oproconto	the chorne	al number f	or interrupt	t owitch				
					epresents			or interrupt	SWIICH				
		0 0	operation 0 Channel 0										
			1 Channel 1										
		2	Channel										
		3	Channel										
		0	0	-									



	Detk	Index	[7]	[0]	[6]	[ 4]	[0]	[0]	[4]	[0]				
	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
	Х	1x0B	ZM_EV	EN_OS	ZM_OI	DD_OS	FR_EV	EN_OS	FR_OD	D_OS				
			_			_	_							
2	ZM_EV	'EN_OS				ent when zo	oom is ena	bled						
			0	No Offse										
			1	+ 0.25 O	ffset									
			2	2 + 0.5 Offset										
			3 + 0.75 Offset (default)											
2	ZM_ODD_OS Odd field offset coefficient when zoom is enabled													
		0 No Offset												
			1	+ 0.25 O	ffset (defau	ult)								
			2	+ 0.5 Off	set									
			3	+ 0.75 O	ffset									
I	R_EV	EN_OS	Ev	en field off:	set coefficie	ent when th	ne enhance	ement is en	abled					
			0	No Offse	t									
			1	+ 0.25 O	ffset (defau	ult)								
			2	+ 0.5 Off	set									
			3	+ 0.75 O	ffset									
I	R_OD	D_OS	Od	d field offs	et coefficie	nt when the	e enhancei	ment is ena	abled					
			0	No Offse	t									
			1	+ 0.25 O	ffset									
2 + 0.5 Offset														

3 + 0.75 Offset (default)



Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
Х	1x0C	ZMENA	H_ZM_MD	ZMBN	IDCOL	ZMBNDEN	ZMAREAEN	ZMA	REA			
ZMEN	A	0		he zoom fu	unction (de	fault)						
		1	Enable tr	ne zoom fu	Inction							
H_ZM_	_MD		lect the zoo		•							
		0			rizontal and vertical direction (default)							
		1	2x zoom	for horizor	ntal directio	n						
ZMBNI	DCOL	De	fine the bo	undary col	or for zoon	ned area						
		0	0% Black (default)									
		1	25% Gray									
		2	75% Gra	у								
		3	100% W	hite								
ZMBNI	DEN	En	able the bo	oundary for	zoomed a	rea.						
		0	Disable t	he bounda	ry for zoon	ned area (c	lefault)					
		1	Enable th	ne boundai	ry for zoom	ed area						
ZMARI	EAEN	En	able the ma	ark for zoo	med area							
		0	Disable t	he mark fo	r zoom are	a (default)						
		1	Enable th	ne mark foi	r zoom are	a						
ZMARI	MAREAControl the effect for zoomed area.010 IRE bright up for inside of zoomed area (default)120 IRE bright up for inside of zoomed area210 IRE bright up for outside of zoomed area320 IRE bright up for outside of zoomed area											



Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
Х	1x0D		ZOOMH									

ZOOMH Define the horizontal left point of zoomed area. 4 pixels/step.

0	Left end value (default)
:	:
180	Right end value

Ра	th	Index	[7]	[6]	[5]	[4]	[3]	[2]			
>		1x0E	ZOOMV								

ZOOMV	Define th	e vertical top point of zoom area. 2 lines/step.
	0	Top end value (default)
	:	:
	120	Bottom end value for 60Hz, 525 lines system
	:	:
	144	Bottom end value for 50Hz, 625 lines system



Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
Х	1x0F	FRZ_	_FLD	BNI	DCOL	BGD	COL	BLK	COL			
FRZ_F	LD	0	Last ima	ge (defaul		n or for last	image cap	oture on vic	leo loss.			
		1		ge of 1 fiel								
		2		ge of 2 fiel								
		3	3 Last image of 3 fields before									
BNDC	OL	De			ndary color.							
		0	0% Blacl									
		1	25% Gra									
		2										
			3 100% White (default)									
Channel boundary color is changed according to this value when bound blinking.												
		0	100% W	hite								
		1	100% W									
		2	0% Blac									
		3		k (default)								
BGDC	OL	De	fine the ba	ckground	color.							
		0	0% Blacl	k								
		1	40% Gra	y (default)	1							
		2	75% Gra	75% Gray								
		3	100% Ar	nplitude 1	00% Satura	tion Blue						
BLKCC	DL	De	fine the co	lor of the b	lanked cha	nnel.						
		0	0% Blacl	k								
		1	40% Gra	ıy								
		2	75% Gray									
		3	100% Amplitude 100% Saturation Blue (default)									



Pat	n CH	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
	0	1x10							0 (RESE	RVED)			
	1	1x18			FUNC	MODE			1 (RESE				
	2	1x20			1 0110		ANA		2 (RESE				
X	3	1x28	CH_EN	POP_UP			PATH_	PB_PATH_	3 (RESERVED)				
	4	1x13		_			SEL	EN	0 (RESE				
	5	1x1B			0	FUNC_ MODE[0]			1 (RESE				
	6	1x23 1x2B				MODE[0]			2 (RESE 3 (RESE				
	1	TAZD							3 (NLOL	RVLD)			
CH_E	EN		0 Disa	he channe able the ch ible the ch	nannel (de	fault)							
POP	UP		Enable p	non-un									
1 01	_01		0 Disable pop-up (default)										
				ible pop-u	• •	)							
				inie hoh-n	ρ								
FUN	C_MOD	E	<ul> <li>Select the operation mode.</li> <li>Live mode (default)</li> <li>Strobe mode</li> <li>Switch mode for Channel 0/1/2/3</li> </ul>										
ANA_	_PATH_	SEL	Select the switching path on PB display mode with $PB_AUTO_EN = 1$										
			0 Main channel selection (default)										
			1 Sub channel selection										
PB F	PATH_E	N	Select the input between Live and PB for each channel										
_	_			•		t (default)							
				path input	• •	()							
				patrinpat									
RESI	ERVED		The follo	wing value	e should h	e set for r	oroper ope	eration (de	fault = 0				
			The following value should be set for proper operation. (default = 0) $1x10/1x13$ 0										
			1x18/1x1B 1										
			1x20/1x										
					2								
			1x28/1x2	ζB	3								



Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
	0	1x11												
	1	1x19												
	2	1x21												
х	3	1x29	RECALL_	FREEZE	H_MIRROR	V_MIRROR	ENHANCE	BLANK	BOUND	BLINK				
	4	1x14	EN											
	5	1x1C 1x24												
	6 7	1x24												
RECA	1	1720	Enable t	he recall f	unction of	main char	nnel.							
-	_		0 Disa	D Disable the recall function (default)										
			1 Enable the recall function											
FREEZE Enable the freeze function of main channel.														
			0 Normal operation (default)											
			1 Ena											
H_MIR	RROR Enable the horizontal mirroring function of main channel.													
			0 Nori	0 Normal operation (default)										
				-		irroring fu	nction							
						Ū								
V_MIR	ROR		Enable th	he vertical	l mirroring	function o	of main cha	annel.						
			0 Normal operation (default)											
			1 Enable the vertical mirroring function											
						<u> </u>								
ENHA	NCE		Enable tl	he image	enhancen	nent functi	on of mair	n channel.						
	-		<ul><li>Enable the image enhancement function of main channel.</li><li>0 Normal operation (default)</li></ul>											
			1 Enable the image enhancement function											
BLAN	<		Enable th	he blank o	of main cha	annel.								
			Enable the blank of main channel. 0 Disable the blank (default)											
			1 Enable the blank											
BOUN	D		Enable the channel boundary of main channel.											
2001	_					•								
				<ul><li>0 Disable the channel boundary (default)</li><li>1 Enable the channel boundary</li></ul>										
						in lual y								
BLINK			Enabla H	he hound	arv blink o	f main cha	innel wher	boundar	y is enable	he				
					•	link (defau		i souriuar	y 15 CHADIC					
						•								
			1 Enable the boundary blink											



	Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
		0	1x12										
		1	1x1A										
		2	1x22					RECALL_ADDR					
	Х	3	1x2A	0	0	FLD OP	DVR IN						
		4	1x15				-						
		5	1x1D										
		6	1x25										
		7	1x2D										
F	LD_O	Ρ		0 Nor	ield to Fra mal operati ble Field to	ion (defaul	t)						
D	VR_I	N		Enable DVR to normal conversion mode.									
				0 Normal operation (default)									
				1 DVF	R to norma	l conversio	n mode						
F	RECAL	L_AD	DR	Define the recall address for main channel. (default = 0) 0-3 Reserved address. Do not use this value									

4-15 Available address for 64M SDRAM



Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
	0	1x16	PB_AUTO _EN			EVENT								
Х	1	1x1E		FLD_CONV	PB_STOP	_PB		PB_CH	I_NUM					
	2	1x26	0											
	3	1x2E	0											
PB_AU	TO_E	N			robe and a uto strobe/		-		/back inpu	t				
					ito strobe/		•	,						
FLD_C	ONV		Enable F	Enable Frame to Field conversion mode										
			0 Nor	Normal operation (default)										
			1 Ena	ble Frame	e to Field o	conversion	mode							
PB_STOP Disable the auto strobe operation for playback input														
			0 Nor	mal opera	tion (defau	ult)								
			1 Disa	Disable the auto strobe operation for playback input										
	חח		Enchle (			tion for al	outo ol cio	~··· <b>4</b>						
EVEN_	РВ				strobe fund	-	-		dofoult)					
					vent strobe			• •	Jerault)					
			1 Ena	ible the ev	ent strobe	Tunction	or playba	ck input						
PB_CH	I NUM	1	Select th	e channe	l number f	rom playb	ack input	for display	/ (default =	= 0)				
_	_				represent				•	,				
				ster chip				•						
				' slaver chij	C									
				slaver ch										
				slaver chi	•									
			PB_CH_	_NUM[1:0]	represen	ts the chai	nnel numb	ber						
			0 Cha	nnel 0										
			1 Cha	nnel 1										
			2 Cha	nnel 2										
			3 Cha	nnel 3										



Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	0	1x17								
v	1	1x1F	0	0	0	0	0	0	0	0
^	2	1x27	0	0	0	0	0	0	0	0
	3	1x2F								

This is reserved register.

For normal operation, the above value should be set in this register.



Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	0	1x30								
	1	1x34								
	2	1x38								
x	3	1x3C				PIC				
^	4	1x40				FIC				
	5	1x44								
	6	1x48								
	7	1x4C								

PICHL

Define the horizontal left position of channel

0 Left end (default)

: :

180 Right end

Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	0	1x31								
	1	1x35								
	2	1x39								
х	3	1x3D				PIC	HR			
^	4	1x41				FIC				
	5	1x45								
	6	1x49								
	7	1x4D								

PICHR

Define the horizontal right position of channel region

0 Left end (default)

: :

180 Right end



Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	0	1x32								
	1	1x36								
	2	1x3A								
х	3	1x3E				PIC	<u>ч</u> /т			
^	4	1x42				FIC	V I			
	5	1x46								
	6	1x4A								
	7	1x4E								

PICVT

Define the vertical top position of channel region.

0 Top end (default)

: : 120 Bottom end for 60Hz system

: :

144 Bottom end for 50Hz system

Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	0	1x33								
	1	1x37								
	2	1x3B								
v	3	1x3F				PIC	۰\/D			
Х	4	1x43				FIC	,V D			
	5	1x47								
	6	1x4B								
	7	1x4F								

PICVB

Define the vertical bottom position of channel region.

- 0 Top end (default)
- : :

120 Bottom end for 60Hz system

: :

144 Bottom end for 50Hz system



	Index	[7]	[6	i]	[5]	[4]	[3]	[2]	[1]	[0]		
	1x50	MEDIAN_MD		TM_S	SLOP			TM_THR				
ľ	MEDIA	N_MD	Sel	ect th	e noise red	uction filter	mode.					
			0	Ada	ptive media	n filter mod	e (default)					
			1	Sim	ole median	filter mode						
٦	FM_SL	OP	Sel	ect th	e slope of a	daptive me	dian filter m	ode				
			0	0 Gradient is 0								
			1	Grad	dient is 1 (d	efault)						
			2	2 Gradient is 2								
			3	Grad	dient is 3							
٦	ГМ_ТН	R	Sel	ect th	e threshold	of adaptive	median filte	er mode				
			0	No t	hreshold							
			:	:								
			8	Med	ian value (d	default)						
			:	: :								
			31	31 Max value								



Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Y	1x51	0	FRAME_OP	FRAME_ FLD	DIS_MODE	0	0	SIZE_N	NODE
FRAME	E_OP	Se 0 1		-	node (Defa		ath.		
DIS_M	IS_MODE Select the record mode depending on FRAME_OP. When FRAME_OP = 0 0 Normal record mode (Default) 1 DVR normal record Mode								
		WI 0 1		E_OP = 1 cord mode ne record r					
FRAME	E_FLD	Se 0 1			ed (default)	—	= "1".		
SIZE_MODESelect the active pixel size per line0720 pixels (default)1704 pixels2640 pixels3640 pixels									



	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
	Y	1x52	TBLINK	FRZ_FRAME	TM_W	IN_MD	0	0	0	0			
٦	BLINK	(	Co	ontrol the bli	ink period o	of channel	boundary.						
			0	Blink for	every 30 fie	elds (defau	lt)						
			1	Blink for	Blink for every 60 fields								
F	RZ_F	FRAME Select field or frame display mode on freeze status											
		0 Field display mode (default)											
			1	Frame display mode									
-			5.	last the me	ok turo o of	madian /ad	antivo mod	ion filtor					
I		N_MD		lect the ma		median/ada	aptive med	ian iliter					
			0	9x9 masł	< (default)								
			1	Cross ma	ask								
			2	Multiplier mask									
			3	Vertical bar mask									

Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Y	1x53	0	0	0	0	0	0	0	0

This is reserved register.

For normal operation, the above value should be set in this register.



	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
	Y	1x54	0	STRE	S_FLD	DUAL_PAGE		STRB	_REQ			
ŝ	STRB_	FLD	Co 0 1 2 3	Capture Capture	odd field o even field o first field of	•						
[	DUAL_	PAGE	En 0 1		strobe oper	tion. ation for ea ge operatio		el (default)				
g	STRB_	REQ										



	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
	Y	1x55	NOVID	_MODE	0	CH_START	0	AUTO_NR_ EN	INVALID	_MODE			
٢	IOVID	_MODI	E Se 0 1 2	Bypass ( Capture		thod for no color	video dete	ected chanr	nel				
			3	Capture	last image	and blink c	hannel bou	undary					
C	CH_ST	ART	En: 0 1	Disable t	he digital c	el ID in hor hannel ID i hannel ID ir	n horizonta	al boundary	/ (default)				
A	UTO_	NR_EI	N En 0 1										
I	NVALI	D_MOI		norizontal a Backgrou	and vertica und layer w b/Cr = 128 = 0	de for no cl l active reg <i>v</i> ith backgro	ion						
			In F 0 1 2 3	Y = 16, 0 Backgrou	Cb/Cr = 128 und layer w o = {0, F, V	vith backgro	bund color	n[8:7]}, Cr =	= {0, linenur	n[6:0]}			



	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
	Y	1x56	MUX_MODE	TRIG_MODE	MUX	_FLD	PIN_TR	RIG_MD	PIN_TF	RIG_EN			
L	•	1x57	STRB_AUTO				QUE_SIZE						
_			_										
N	1UX_N	MODE		Define the switch mode.									
			0										
			1	1 Switch channel with live picture									
Т	RIG_I	MODE	De	Define the switch trigger mode.									
			0	0 MUX with external trigger from host (default)									
			1	MUX with	n internal tr	igger							
N	1UX_F	ם ו=	Co	Control the capturing field for switch operation.									
IV	107_1	LD	0										
			1										
				2 Capture frame									
			3	•									
			-										
Ρ	PIN_TF	RIG_MI	D Se	Select the triggering input on external trigger mode									
			0	0 No triggering by VLINKI Pin (default)									
			1	1 Triggering by positive edge of VLINKI pin									
			2	2 Triggering by negative edge of VLINKI pin									
			3	3 Triggering by both positive and negative edge of VLINKI pin									
Ρ	PIN_TF	RIG_EN	N En	able triggei	ing by VLI	NKI Pin							
				[0] is stand for switching control, [1] is stand for popup position control									
			0										
			1										
S	TRB_	AUTO	En	able autom	atic strobe	mode whe	en FUNC_N	MODE = "1	"				
			0	0 Manual strobe mode (default)									
			1	Automati	c strobe m	ode							
C	UE_S	SIZE	De	fine the act	ually using	a queue siz	e in switchi	ing mode.					
			0		ze = 1 (de			5					
			:	:	<b>,</b> -	,							
			12	7 Queue si	ze = 128								



F	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
	Y	1x58			-	QUE_PEF	RIOD [7:0]					
		1x59	QUE_PE	RIOD [9:8]	EXT_TRIG	INTR_REQ		MUX_V	VR_CH			
QL	JE_F	PERIOD	0 :	Control the trigger period for internal trigger mode.0Trigger period = 1 field (default)::1023Trigger period = 1024 fields								
FX	T_T	RIG	Ma	Make trigger when TRIG_MODE = "0" (external trigger mode).								
_/.			0									
			1				ernal trigge	er mode				
				1 Request to start MUX with external trigger mode								
INT	TR_F	REQ	Re	Request to start the switch operation by interrupt								
			0	0 None operation (default)								
			1	1 Request to start the switch operation by interrupt								
MU	∧_XT	VR_CH	tr	1 1st slaver chip 2 2nd slaver chip								
			MU	JX_WR_C	H[1:0] stan	ds for chan	nel numbe	er				
				0 Channel 0 (default)								
			1	1 Channel 1								
			2	2 Channel 2								
			3	Channel	3							



	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
	Y	1x5A	QUE_WR		QUE_ADDR							
QUE_WR       Control to write the data of internal queue.         0       None operation (default)         1       Request to write the QUE_CH in QUE_ADDR of internal queu									e			
C	QUE_A	DDR	0 :	fine the qu 1st queue : 7 128th qu	e address (	(default)						



[	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
		1x5B	0	Q_POS_RD _CTL	Q_DATA	_RD_CTL	MUX_ SKIP_EN	ACCU_TRIG	QUE_CNT_ RST	QUE_POS_ RST			
	Y	1x5C		MUX_SKIP_CH[15:8]									
L		1x5D				MUX_SKI	P_CH[7:0]						
Q_POS_RD_CTL				<ul> <li>Control the read mode of the QUE_ADDR</li> <li>Current queue address of internal queue (default)</li> <li>Written value into the QUE_ADDR</li> </ul>									
Q_DATA_RD_CTL				<ul> <li>Control the read mode of the MUX_WR_CH</li> <li>Current queue data of internal queue (default)</li> <li>Written value into the MUX_WR_CH</li> <li>Queue data at the QUE_ADDR</li> </ul>									
N	/UX_S	SKIP_E	N Ei 0 1										
Д	CCU_	_TRIG	Ac 0 1										
QUE_CNT_RST			ST R 0 1										
QUE_POS_RST				<ul> <li>Reset the queue address.</li> <li>0 None operation (default)</li> <li>1 Reset the queue address and restart address</li> </ul>									
N	/UX_S	SKIP_C											



Pat	th	Index	[7]		[6]	[5]	[4]	[3]	[2]	[1]	[0]			
Y		1x5E					CHID_MU	JX_OUT *						
Notes	s '	'*" star	nd for r	ead	only regis	ster								
CHIE	D_N	/UX_C	DUT	Ch	Channel ID of current field/frame in switch operation (Read only register)									
				CHID_MUX_OUT [7] represents the channel ID latch enabling pulse										
					0->1 Rising edge for updating the channel ID									
				1->	1->0 Falling edge after 16 clock * 18.5 ns from rising edge									
				CHID_MUX_OUT [6] represents the updated picture in switch operation										
				0 No Updated										
				1	1 Updated by New Switching									
				СН	CHID_MUX_OUT [5] represents the field mode in switch operation									
				0	0 Frame mode									
				1	1 Field mode									
				CHID_MUX_OUT [4] represents the analog switching path										
				0 Analog switching 0 path										
				1	1 Analog switching 1 path									
				CHID_MUX_OUT [3:2] represents the stage of cascaded chip for switch										
				operation										
				0	Master c	•								
				1	1st slave	•								
				2	2nd slave									
				3	3rd slave	er chip								
				CHID_MUX_OUT [1:0] represents the channel number for switch operation										
				0	Channel	0								
				1	Channel									
				2	Channel									
				3	Channel	3								



Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
Y	1x5F	FRZ_	FLD BNDCOL BGDCOL BLKCOL									
FRZ_FLD Select the image for freeze function or for last capturing mode on video loss												
		0	0 Last image (default)									
		1	1 Last image of 1 field before									
		2	-									
		3	-									
BNDC	OL	De	Define the boundary color of channel.									
	-	0	-									
		1										
		2	-									
			3 100% White (default)									
			Channel boundary color is changed according to this value when boundary is									
			blinking.									
		0	-									
		1	100% White									
		2	0% Black									
		3	0% Black (default)									
BGDC	OL	Define the background color.										
		0	-									
		1	40% Gray (default)									
		2	75% Gray									
		3										
BLKCOL		De	fine the co	lor of the b	blanked cha	nnel.						
		0	0% Blacl	<								
		1	40% Gra	y								
		2	75% Gra	•								
		3		•	00% Satura	tion Blue (	default)					
				•		, ,	,					



[	Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]					
		0	1x60													
	Y	1	1x63	CH_EN	POP_UP	FUNC	MODE	NR_EN_DM	NR_EN	DEC P	ATH_Y					
		2	1x66						_		-					
l		3	1x69													
C	H_EN	I		Enable t	he channe	el.										
				0 Disa	able the ch	nannel (de	fault)									
					ble the ch	•	,									
F	POP_U	IP		Enable t	he pop-up	attribute.										
				0 Disa												
				1 Ena	ble the po	p-up attrib	oute									
F	UNC_	MODE	Ξ	Select th	Select the operation mode.											
				0 Live mode (default)												
				1 Strobe mode												
				2-3 Switch mode												
	IR_EN							in path wit								
Ν	IR_EN	I_DM						path with	ANA_SW	/ = 1						
				0 Disa	able the no	oise reduc	tion filter (	(defaut)								
				1 Ena	ble the no	ise reduct	ion filter									
F			v		o video in	nut for a-										
L		PATH_	Ĭ			put for ea				(dafa.uk)						
				<ul><li>0 Video input from internal video decoder on VIN0 pins (default)</li><li>1 Video input from internal video decoder on VIN1 pins</li></ul>												
					•				•							
								coder on `								
				3 Vide	eo input fro	om interna	al video de	ecoder on	VIN3 pins							



	Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
		0	1x61									
	Y	1	1x64	0	FREEZE	H_MIRROR	V_MIRROR	0	BLANK	BOUND	BLINK	
		2	1x67 1x6A									
	REEZ	Έ	ΙχοΑ	Enable the freeze function of main channel. 0 Normal operation (default) 1 Enable the freeze function Enable the horizontal mirroring function of main channel. 0 Normal operation (default) 1 Enable the horizontal mirroring function								
V	′_MIRI	ROR		Enable ti 0 Nori	he vertica mal opera	l mirroring ition (defai	function c	of main ch	annel.			
B	LANK			0 Disa		of main cha lank (defai ank						
BOUNDEnable the channel boundary of main channel.0Disable the channel boundary (default)1Enable the channel boundary												
B	LINK			0 Disa	able the bo	•	f main cha link (defau ink		n boundar	y is enable	ed.	



Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	0	1x62								
v	1	1x65	0	0		0	0	0	0	0
ř	2	1x68	0	0	FIELD_OP	0	0	0	0	0
	3	1x6B								

FIELD\_OP

Enable Field to Frame conversion mode.

0 Normal operation (default)

1 Enable Field to Frame conversion mode

	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Ī	Y	1x6C		PIC_SIZE3		SIZE2	PIC_S	PIC_SIZE1		SIZE0

PIC\_SIZE

Define the channel size

in normal record mode or DVR normal record mode

- 0 Half Size for both direction (360x120/144) (default)
- 1 Half size for vertical size (720x120/144)
- 2 Half size for horizontal size (360x240/288)
- 3 Full size (720x240/288)

in Frame record mode or DVR frame record mode

- 0 Half size for horizontal size (360x240/288)
- 1 Full size for horizontal size (720x240/288)
- 2/3 Not supported



Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Y	1x6D	PIC_F	POS3	PIC_	POS2	PIC_	POS1	PIC_	POS0
PIC_P(	DS		fine the ch Normal rec No offse	ord mode	t position orizontal ar	nd vertical	direction (d	lefault)	
		1			ontal and n				
		2			ntal and ha				
		3	Half offse	et for horiz	ontal and h	alf offset fo	or vertical d	irection	
		in F	-rame reco						
		0			orizontal ar				
		1			ontal and n				
		2			ntal and fie				
		3	Half offse	et for horiz	ontal and fi	eld offset f	or vertical c	direction	
		in [		normal record mode					
		0	No offset for both horizontal and vertical direction						
		1			ertical direc				
		2			cal direction				
		3	Three Q	uarter offse	et for vertica	al direction	l		
		in [	OVR Fram	e record m	ode				
		0			orizontal ar		direction		
		1			cal direction				
		2			cal directio	-			
		3	Field and	d half offse	t for vertica	I direction			



	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
ĺ	V	1x6E		MUX_OL	JT_CH0 *		MUX_OUT_CH1 *				
	T	1x6F		MUX_OL	JT_CH2 *			MUX_OL	JT_CH3 *		

Notes "\*" stand for read only register

MUX\_OUT\_CH0 Channel Information in current field/frame for switch operation

MUX\_OUT\_CH1 Channel Information in next field/frame for switch operation

MUX\_OUT\_CH2 Channel Information after 2 fields for switch operation

MUX\_OUT\_CH3

Channel Information after 3 fields for switch operation

MUX\_OUT\_CH [3:2] represents the stage of cascaded chips

0 Master chip (default)

1 1st slaver chip

2 2nd slaver chip

3 3rd slaver chip

MUX\_OUT\_CH [1:0] represents the channel number

- 0 Channel 0 (default)
- 1 Channel 1
- 2 Channel 2
- 3 Channel 3



Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
Y	1x70	POS_CTL _EN	POS_TRIG _MODE	POS_TRIG	POS_INTR	0	POS_RD _CTL	POS_DAT	A_RD_CTL				
POS_C	TL_EN	N Er O 1		he position	up control /popup cor /popup con	`	lt)						
POS_T	RIG_M	IODE Se 0 1											
POS_T	RIG	Re 0 1											
POS_I	NTR	Re	equest to st	art position	/popup cor	ntrol with in	terrupt						
		0	None Op	peration (de	efault)								
		1	Request	to start pos	sition/popu	p control w	ith interrup	t					
POS_R	RD_CTI	_ Co	ontrol the re	ead mode f	or the POS	_QUE_AD	DR						
		0	Current of	queue addr	ess for inte	ernal positio	on/popup q	ueue (defa	ult)				
		1	Written v	alue into th	ne POS_QI	JE_ADDR							
POS_C	DATA_F	RD_CTL C	ontrol the r	ead mode	for the PO	S_CH							
		0	Current queue data for internal queue position (default)										
		1	Written POS_CH value										
		2	Queue data of the POS_QUE_ADDR										
		3	Queue d	ata of the F	POS QUE	ADDR							

3 Queue data of the POS\_QUE\_ADDR



Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
	1x71	POS_QUE	_	POS_FLD_			DS_QUE_SIZ	<u>_</u>				
X	1x72		<u> </u>	MD	POS_QUE							
Y	1x72		POS	_CH0	100_002	_1 EI([1:0]	POS_	CH1				
	1x74		POS	_CH2			POS_	CH3				
POS_0	QUE_SI	ZE Co 0 : 31		osition/pop ize = 1 (de ize = 32		ize						
POS_F	FLD_M[	D Se 0 1										
POS_(	QUE_PI	0 :	Control the trigger period for internal trigger mode.0Trigger period = 1 field or frame (default)::1023Trigger period = 1024 fields or frames									
POS_(	СН	PC PC PC PC	9S_CH0 st 9S_CH1 st 9S_CH2 st 9S_CH3 st 9S_CH [3:2	ands for ha ands for ha ands for ha 2] stands fo hip (default er chip er chip	offset regi If offset of I If offset of V If offset of I r the stage	V						
		PC 0 1 2 3	1 Channel 1 2 Channel 2									



	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
	Y	1x75	POS_QUE _WR	POS_CNT _RST	POS_QUE _RST		PC	DS_QUE_ADE	OR			
F	POS_C	UE_W	R Co 0	ntrol to writ None ope	te the data eration (de		position qu	ieue				
			1	Write dat	a into the F	POS_CH re	egister at th	ne POS_Ql	UE_ADDR			
F	POS_C	NT_R	ST Re 0 1									
F	POS_C	UE_R	ST Re 0 1	•	eue addres eration (de e queue ad	fault)		Iress				
F	POS_Q	UE_AI	DDR De 0 : 31	1st queue	e the queue address. st queue address (default) 2nd queue address							



[	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
Ī	1x76	IRQENA_RD	0	0	0	0	0	IRQPOL	IRQRPT			
L	1x77				IRQ_P	ERIOD						
IRQENA_RD       Select the read mode for IRQENA_XX registers         0       Read the Status/Event information (default)         IRQ event will be cleared after host reads IRQENA_XX registers.         1       Read the written data         IRQ event is not cleared even if host reads IRQENA_XX registers.         Select the IRQ polarity												
I	RQPOL	-	Select the IRQ polarity.									
			0 Active high (default)									
			1 Activ	ve low								
I	RQRPT	г	0 IRQ (def 1 Inter	ault) rrupt reques	ns the state	e "1" until the d with 5mse in long time	ec period via					
IRQ_PERIOD       Control the interrupt generation period (The unit is field).         0       Immediate generation of interrupt when any Interrupt happens         :       :         255       Interrupt generation by the duration of the IRQ_PERIOD												
	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1x78				IRQENA	_NOVID			

 IRQENA\_NOVID
 Enable the interrupt for video loss detection.

 IRQENA\_NOVID[3:0] stand for VIN3 to VIN0 with ANMA\_SW = 0

 IRQENA\_NOVID[7:4] stand for VIN3 to VIN0 with ANMA\_SW = 1

 0
 Video-loss interrupt is disabled (default)

 1
 Video-loss interrupt is enabled

The read information is determined by the IRQENA\_RD (1x76). When the IRQ\_ENA\_RD = "0", the information is like the following and the interrupt will be cleared when the register is read by host.

- 0 Video is alive (default)
- 1 Video loss is detected



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
1x79				IRQEN	IA_MD						
1x7A					NA_BD						
1x7B				IRQEN	IA_ND						
IRQENA	_MD	IRQENA IRQENA 0 Mot	he interrupt _MD[3:0] st _MD[7:4] st ion interrupt ion interrupt	and for VIN and for VIN t is disabled	3 to VIN0 w 3 to VIN0 w						
		<ul> <li>The read information is determined by the IRQENA_RD (1x76). When IRQ_ENA_RD = "0", the information is like the following and the interrupt be cleared when the register is read by host.</li> <li>0 No motion is detected (default)</li> <li>1 Motion is detected</li> </ul>									
IRQENA	_BD	<ul> <li>Enable the interrupt for blind detection.</li> <li>IRQENA_BD [3:0] stand for VIN3 to VIN0 with ANA_SW = 0.</li> <li>IRQENA_BD [7:4] stand for VIN3 to VIN0 with ANA_SW = 1.</li> <li>0 Blind interrupt is disabled (default)</li> <li>1 Blind interrupt is enabled</li> </ul>									
		IRQ_EN be clear 0 No I		", the inforn e register is cted (defau	nation is like read by ho	e the followi	. ,	). When the interrupt will			
IRQENA	_ND	IRQENA IRQENA 0 Nigł	he interrupt _ND [3:0] s _ND [7:4] s ht interrupt i ht interrupt i	tand for VIN tand for VIN s disabled (	I3 to VIN0 v I3 to VIN0 v						
		IRQ_EN		", the inform	nation is like	e the followi	. ,	). When the interrupt will			

be cleared when the register is read by host.0 Day is detected (default)



## 1 Night is detected

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1x7C		PB_NOV	ID_DET*		0	0	0	0

Notes "\*" stand for read only register

PB\_NOVID\_DET S

Status for playback input 0 Playback input is alive

1 Video-loss is detected for playback input



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1x7D				(	)			

This is reserved register.

For normal operation, the above value should be set in this register.

Inde	(	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1x7E		1		SYNC_DEL			MCL	KDEL	

SYNC\_DELControl relative data delay for cascade channel extensionSYNC\_DEL should be defined to have 2 offset from slaver chip.Please refer to Fig 49 ~ Fig 52 for reference.The default value is 0.

MCLKDEL Control the clock delay of the CLK54MEM pin The delay can be controlled about 1ns. The default value is 0.

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1x7F	MEM_INIT	0	T_CASCADE _EN	0	0	0	0	0

MEM_INIT	<ul> <li>Initialize the operation mode of SDRAM.</li> <li>This is cleared by itself after setting "1".</li> <li>0 None operation (default)</li> <li>1 Request to start initializing operation mode of SDRAM</li> </ul>
T_CASCADE_EN	<ul> <li>Enable the infinite cascade mode for display path</li> <li>0 Normal operation (default)</li> <li>1 Enable the infinite cascade mode for display path</li> </ul>



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
1x80	VIS_ENA	VIS_AUTO_ EN	AUTO_RPT_ EN	VIS_DET_EN	VIS_USER_ EN	VIS_CODE_ EN	VIS_RIC_ EN	1		
1x81		LN	LIN	VIS_PIX	EL_HOS	LN	LN			
VIS_EN	IA	<ul> <li>Enable the Analog channel ID during vertical blanking interval</li> <li>Disable the Analog channel ID (default)</li> <li>Enable the Analog channel ID</li> </ul>								
VIS_AU	ITO_EN	0 Disa								
AUTO_	RPT_EN	0 Disa								
VIS_DE	T_EN	0 Disa	able the Det		D in Analog nel ID (defa nel ID					
VIS_US	ER_EN	0 Disa	able the Use	annel ID in A er channel II r channel IE	. ,	nel ID				
VIS_CC	DE_EN	<ul><li>Enable the Digital channel ID</li><li>0 Disable the Digital channel ID (default)</li><li>1 Enable the Digital channel ID</li></ul>								
VIS_RI	C_EN	<ul><li>Enable the run-in clock of Analog channel ID during VBI</li><li>0 Disable the run-in clock (default)</li><li>1 Enable the run-in clock</li></ul>								
VIS_PI>	KEL_HOS	0 No 0 : :	ne horizonta offset (defau pixel Offset	ult)	fset for Anal	og channel	ID			



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
1x82	VIS_FL	.D_OS	0		VIS	PIXEL_WID	ГН				
1x83	0	VIS_DM_MD	0		١	VIS_LINE_OS					
1x84					GH_VAL						
1x85				VIS_LC	W_VAL						
VIS_FLI	D_OS	0 Ode 1 Ode	the vertical s d : 1 Line, E d : 1 Line, E <sup>,</sup> d : 1 Line, E	ven : 0 Line ven : 1 Line	e (default)	eld for Analc	og channel	ID			
			d : 1 Line, E d : 1 Line, E								
		5 Ou	J.ILINE, E		;						
VIS_DM	1_MD	0 Nor	ne non-realti mal mode ( n-realtime M	default)	or Detection	channel ID					
VIS PIX	EI WIDTH	Control	the pixel wid	lth of each h	oit for Analog	n channel IF	)				
vio_i //			Control the pixel width of each bit for Analog channel ID 0 1 pixel								
		· · ·									
		 31 32	pixels (defau	ult)							
VBI_LIN	IE_OS	Control 1 0 No : : 8 7 lin : :	the vertical s offset nes (default) lines	starting offse	et from field	transition fo	r Analog ch	iannel ID			
VIS_HIC VIS_LO	GH_VAL W_VAL	0	de value for de value for		0	,	,				



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
1x86	AUTO_VBI _DET	0	VBI_ENA	VBI_CODE_ EN	VBI_RIC_ON	VBI_FLT_EN	CHID_RD_ TYPE	VBI_RD_CTL			
AUTO_'	VBI_DET	0 Mar	<b>3</b>								
VBI_EN	A	0 Disa									
VBI_CC	DDE_EN	0 Disa									
VBI_RIC_ON		0 No r	e run-in clo run-in clock -in clock mo	mode (defa	r Analog cha ault)	annel ID					
VBI_FL	T_EN	0 Вур	e LPF filter ass mode ( ble the LPF	default)	layback inpu	Jt					
CHID_F	RD_TYPE	<ul> <li>Control the read mode of channel ID decoder</li> <li>Read the channel valid data from channel ID decoder (default)</li> <li>Read the channel ID type from channel ID decoder</li> </ul>									
VBI_RD_CTL		<ul> <li>Control the read mode of channel ID for channel ID CODEC (default = 0)</li> <li>Read the written data into USER_CHID registers (1x90 ~ 1x97) Read the encoded result in DET_CHID registers (1X98 ~ 1x9F) Read the encoded ID data from AUTO_CHID registers. (1x8C ~ 1x8F)</li> <li>Read the decoded ID data from USER_CHID registers (1x90 ~ 1x97) Read the decoded result for DET_CHID registers (1X98 ~ 1x9F) Read the decoded result for DET_CHID registers (1X98 ~ 1x9F) Read the decoded ID data from AUTO_CHID registers (1X98 ~ 1x9F)</li> </ul>									



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
1x87				VBI_PIX	EL_HOS					
1x88	VBI_FI	_D_OS	VAV_CHK		١	/BI_PIXEL_HV	V			
VBI_PI>	(EL_HOS	When M 0 No :: 255 25 When A								
VBI_FL	VBI_FLD_OS		the vertical s	starting offs	et of each fi	-		-		
		1 Oc 2 Oc	<ol> <li>Odd : 1 Line, Even : 1 Line</li> <li>Odd : 1 Line, Even : 2 Line</li> </ol>							
VAV_CI	ΗК	0 En								
VBI_PI>	(EL_HW	0 1 p ::	the pixel wid bixel (default) pixels		bit of Analo	g channel IE	)			



	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
	1x89	V	BI_LINE_WID	Н			VBI_LINE_OS					
	1x8A				VBI_N	1ID_VAL						
	1x8B				CHID_TYPE/	CHID_VALID *						
No	otes "	*" stand fo	or read only	register								
V	′BI_LIN	IE_WIDTH	When Ma 0 1 lin : :	anual detec	tion mode	g channel ID of Analog ch		UTO_VBI_I	DET = 0)			
			When Au	When Auto detection mode of Analog channel ID (AUTO_VBI_DET = 1), this register notifies the detected line width for Analog channel ID.								
V	′BI_LIN	IE_OS		he vertical s offset	starting offs	et from field	transition fo	or Analog ch	nannel ID			
			8 7 lin	es (default)								
			: :									
			31 31 li	nes								
V	′BI_MI	D_VAL	Define th (default =		l level to de	tect bit "0" o	r bit "1" fron	n Analog ch	annel ID			
CHID_VALID Status for validity of CHID_VALID[4] star CHID_VALID[3] star CHID_VALID[2] star CHID_VALID[1] star CHID_VALID[0] star 0 Not Valid 1 Valid			nds for Auto nds for Deto nds for Deto nds for Use	o Channel IE ection Chanı ection Chanı er Channel IE	) nel ID 0 nel ID 1 0 0	RD_TYPE =	• 0					
CHID_TYPE			CHID_T` 0 Auto									



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
1x8C		AUTO_CHID0*							
1x8D		AUTO_CHID1*							
1x8E				AUTO_	CHID2*				
1x8F				AUTO_	CHID3*				
1x90				USER_	_CHID0				
1x91				USER_	_CHID1				
1x92				USER_	_CHID2				
1x93				USER_	_CHID3				
1x94				USER_	_CHID4				
1x95				USER_	_CHID5				
1x96				USER_	_CHID6				
1x97				USER_	_CHID7				
1x98				DET_C	CHID0 *				
1x99				DET_C	CHID1 *				
1x9A				DET_C	CHID2 *				
1x9B				DET_C	CHID3 *				
1x9C				DET_C	CHID4 *				
1x9D		DET_CHID5 *							
1x9E	DET_CHID6 *								
1x9F		DET_CHID7 *							

Notes "\*" stand for read only register

AUTO_CHID	Data information of Auto channel ID
USER_CHID	Data information of User channel ID (default = $0$ )
	USER_CHID 0/1/2/3 stands for 1 <sup>st</sup> line channel ID
	USER_CHID 4/5/6/7 stands for 2 <sup>nd</sup> line channel ID
DET_CHID	Data information of Detection channel ID
	DET_CHID 0/1/2/3 stands for 1 <sup>st</sup> line channel ID
	DET_CHID 4/5/6/7 stands for 2 <sup>nd</sup> line channel ID

Read mode depends on VBI\_RD\_CTL register

- 0 Encoded Auto/User/Detection channel ID
- 1 Decoded Auto/User/Detection channel ID



	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	1xA0	ENC_	_IN_X	ENC_	_IN_Y	CCIR	_IN_X	CCIR_IN_Y	
ENC_INSelect the video data for analog output of video encoder.0Video data of display path without OSD and mouse overlay (def1Video data of display path with OSD and mouse overlay2Video data of record path without OSD and mouse overlay3Video data of record path with OSD and mouse overlay								lefault)	
С	CIR_IN	1	0 Vide 1 Vide 2 Vide	eo data of di eo data of di eo data of re	isplay path isplay path ecord path v	BT 656 digi without OSE with OSD ar vithout OSD vith OSD an	) and mous nd mouse o and mouse	verlay e overlay	lefault)

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1xA1	DAC_PD_CX	0	DAC_O	UT_YX	DAC_PD_YX	0	DAC_O	UT_CX
	•							

DAC_PD_YX	Ena	ble the power down of VAOYX DAC.			
DAC_PD_CX	Enable the power down of VAOCX DAC.				
	0	Normal operation (default)			
	1	Enable power down of DAC			
DAC_OUT_YX	Defi	ne the analog video format for VAOYX DAC.			
DAC_OUT_CX	Defi	ne the analog video format for VAOCX DAC.			
	0	No Output (default)			
	1	CVBS for display path			
	2	Luminance for display path			
	3	Chrominance for display path			



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
1xA2	1		DAC_OUT_Y	(	DAC_PD_YY	0	0	0	
<ul><li>DAC_PD_YY</li><li>Enable the power down of VAOYY DAC.</li><li>0 Normal operation (default)</li><li>1 Enable power down of DAC</li></ul>									
DAC_OUT_YY		0 No 1 CVE	Output (defa 3S for displa	ault)	for VAOYY	DAC.			
		3 Not 4 Not 5 CVE	supported supported supported 3S for recor	d path					
		6 Not	supported						

6 Not supported7 Not supported

	Path		Dis	play		Record
	Format	No Output	CVBS	Luma	Chroma	CVBS
	VAOYX	0	0	0	0	Х
Ouptput	VAOCX	0	0	0	0	Х
	VAOYY	0	0	Х	Х	0



Inc	dex	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
1x.	A3	CCIR_601	0	CCIR_OUT_X		CCIR_601_ INV	0	CCIR_0	OUT_Y		
CCI	R_6	01	0 ITU-								
CCI	R_6	01_INV	0 VDC								
CCII	R_C	DUT	The defa When IT 0 Disp 1 Rec 2 Disp	<ol> <li>Record path video data with single output mode (27MHz)</li> <li>Display and Record path video data with dual output mode (54MHz)</li> </ol>							
			<ul> <li>When ITU-R BT.601 is selected (CCIR_601 = 1)</li> <li>Display path video data with single output mode (13.5MHz)</li> <li>Record path video data with single output mode (13.5MHz)</li> <li>Dual output mode with Display and Record path video data (27MHz)</li> <li>Dual output mode with Record and Display path video data (27MHz)</li> </ul>								



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
1xA4	ENC_ MODE	CCIR_LMT	ENC_VS	ENC_FLD	CCIR_ FLDPOL	ENC_ HSPOL	ENC_ VSPOL	ENC_ FLDPOL			
ENC_M	10DE	<ul><li>Define the operation mode of video encoder.</li><li>0 Slave operation mode (default)</li><li>1 Master operation mode</li></ul>									
CCIR_I	_MT	<ul> <li>Control the data range of ITU-R BT 656 output.</li> <li>0 Not limited (default)</li> <li>1 Data range is limited to 1 ~ 254 code</li> </ul>									
ENC_V	'S	<ul> <li>Define the vertical sync detection type.</li> <li>0 Detect vertical sync from VSENC pin (default)</li> <li>1 Detect vertical sync from combination of HSENC and FLDEN pins</li> </ul>									
ENC_FLD		<ul> <li>Define the field polarity detection type</li> <li>0 Detect field polarity from FLDENC pin (default)</li> <li>1 Detect field polarity from combination of HSENC and VSENC pins</li> </ul>									
CCIR_I	FLDPOL	0 High	-	eld (default)	R BT 656 oi	utput.					
ENC_⊢	ISPOL	<ul><li>Control the horizontal sync polarity.</li><li>0 Active low (default)</li><li>1 Active high</li></ul>									
ENC_V	'SPOL	<ul><li>Control the vertical sync polarity.</li><li>0 Active low (default)</li><li>1 Active high</li></ul>									
ENC_F	LDPOL	<ul><li>Control the field polarity.</li><li>0 Even field is high (default)</li><li>1 Odd field is high</li></ul>									



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
1xA5	ENC_\	/SOFF	ENC_VSDEL							
ENC_V	SOFF	0 Apr 1 Apr 2 Apr	Apply {ENC_VSDEL+1} for odd and ENC_VSDEL for even field Apply ENC_VSDEL for odd and {ENC_VSDEL +1} for even field							
ENC_V	SDEL	0 No : : 32 32 : :	the line dela delayed line delay (d line delay		sync from a	active video	by 1 line/st	ep.		

Index	[7]	[6]	[5]	[4]	[4] [3] [2] [1] [0]					
1xA6		ENC_HSDEL[9:2]								
1xA7	ENC_HS	ENC_HSDEL[1:0] 0 ACTIVE_VDEL								

ENC_HSDEL	Control the pixel delay of horizontal sync from active video by 1/2 pixel/step. 0 No delayed : : 128 64 pixel delay (default) : : 1023 255 pixel delay
ACTIVE_VDEL	<ul> <li>Control the line delay of active video by 1 line/step.</li> <li>0 - 11 Lines delayed</li> <li>:</li> <li>12 0 Line delayed (default)</li> <li>:</li> <li>:</li> <li>13 Lines delayed</li> </ul>



[	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
ļ	1xA8	ACTIVE_MD	CCIR_STD			ACTIVE	_HDEL					
	1xA9	ENC	_FSC	0	0	1	ENC_ PHALT	ENC_ ALTRST	ENC_ PED			
L		<u> </u>			<u> </u>	1	110761	ALINOT	120			
A	CTIVE	_MD	Select th	Select the active delay mode for digital BT. 656 output								
			0 Con	trol the activ	ve delay for	both analog	g encoder a	nd digital ou	utput			
			(def	ault)								
			1 Con	1 Control the active delay for only analog encoder								
C	CIR_S	סדי	Soloct th		656 standa	rd format fo	r 604z ovet	om				
C				<ul><li>Select the ITU-R BT656 standard format for 60Hz system.</li><li>240 line for odd and even field (default)</li></ul>								
									· · · · <b>/</b>			
Α	CTIVE	_HDEL	Control t	he pixel dela	ay of active	video by 1	pixel/step.					
			0 - 32	Pixel delay								
			: :									
			32 0	Pixel delay	(default)							
			: :	Divel delev								
			63 + 31	Pixel delay	/							
E	NC_F	SC	Set color	Set color sub-carrier frequency for video encoder.								
			1 4.43	361875 MF	łz							
			2 3.57	′561149 MH	lz							
			3 3.58	205625 M⊦	lz							
F	NC P	μαι τ	Sat tha r	hase altern	ation							
-						or line-by-lir	ne (default)					
				-		or line-by-lin						
						,						
E	NC_A	LTRST	Reset the	e phase alte	ernation eve	ery 8 field						
			0 No r	eset mode	(default)							
			1 Res	et the phase	e alternatio	n every 8 fie	ld					
F	NC_P	FD	Set 7 515	RE for pedes	stal level							
Ľ	.no_r1			E for pedes								
				RE for pedes		default)						
						adiadity						



	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	1xAA	ENC_C	CBW_X	ENC_YBW_X		ENC_CBW_Y		ENC_Y	′BW_Y
E	ENC_CI	BW	0 0.8 1 1.15 2 1.35	he chromina MHz 5 MHz 5 MHz (defa 5 MHz		vidth of video	o encoder.		
E	ENC_Y	BW		he luminand		h of video e	ncoder.		

- 0 Narrow bandwidth
- 1 Narrower bandwidth
- 2 Wide bandwidth (default)
- 3 Middle band width

	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
	1xAB	0	HOUT*	VOUT*	FOUT*	ENC_ BAR_X	ENC_ CKILL_X	ENC_ BAR_Y	ENC_ CKILL_Y		
N	otes "	*" stand for	read only	register		_		_			
	HOUTStatus of horizontal sync for encoder timingVOUTStatus of vertical sync for encoder timing										
	OUT			f field polari		•					
E	ENC_B/	٩R	Enable the test pattern output.								
			0 Normal operation (default)								
			1 Inte	rnal color ba	ar with 100%	% amplitude	100 % satu	Iration			
E	ENC_CI	KILL	0 Nor	he color killi mal operatio or is killed	•						



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
1xAC	ENC_CLK_FR_X		ENC_CL	K_PH_X	ENC_CLKDEL_X					
1xAD	ENC_CLK_FR_Y		ENC_CL	K_PH_Y		ENC_CLKDEL_Y				
1xAE	DEC_CLK_FR_X		DEC_CL	K_PH_X		DEC_CLKDEL_X				
1xAF	DEC_CLK_FR_Y		DEC_CL	K_PH_Y	DEC_CLKDEL_Y					

ENC\_CLK\_FR\_X Control the clock frequency of CLKVDOX pin (default = 1, 27MHz) ENC\_CLK\_FR\_Y Control the clock frequency of CLKVDOY pin (default = 1, 27MHz) DEC\_CLK\_FR\_X Control the clock frequency of CLKMPP1 pin (default = 2, 27MHz) DEC\_CLK\_FR\_Y Control the clock frequency of CLKMPP2 pin (default = 0, 54MHz) 0 54MHz 1 27MHz for Memory Controlled Digital Output 2 27MHz for Decoder Bypassed Digital Output 3 13.5MHz for Memory Controlled Digital Output ENC\_CLK\_PH\_X Control the clock phase of CLKVDOX pin (default = 0, 0 degree) ENC\_CLK\_PH\_Y Control the clock phase of CLKVDOY pin (default = 2, 180 degree) DEC\_CLK\_PH\_X Control the clock phase of CLKMPP1 pin (default = 0, 0 degree) DEC\_CLK\_PH\_Y Control the clock phase of CLKMPP2 pin (default = 0, 0 degree) 0 None operation 1 None operation when clock frequency is not 13.5MHz 90 degree shift when clock frequency is 13.5MHz 2 180 degree Phase Inverting 3 180 degree Phase Inverting when clock frequency is not 13.5MHz 270 degree shift when clock frequency is 13.5MHz ENC\_CLKDEL\_X Control the clock delay of CLKVDOX pin ENC\_CLKDEL\_Y Control the clock delay of CLKVDOY pin DEC\_CLKDEL\_X Control the clock delay of CLKMPP1 pin DEC\_CLKDEL\_Y Control the clock delay of CLKMPP2 pin The delay can be controlled by 1ns.

The default value is 0.



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
1xB0	0	0	MPP	OUT2	MPPO	DUT1	MPPOUT0		
1xB1		MPPSE <sup>-</sup>	T0_MSB		MPPSET0_LSB				
1xB2		MPPDAT	A0_MSB		MPPDATA0_LSB				
1xB3		MPPSE <sup>-</sup>	T1_MSB		MPPSET1_LSB				
1xB4		MPPDAT	A1_MSB		MPPDATA1_LSB				
1xB5		MPPSET	[2_MSB		MPPSET2_LSB				
1xB6		MPPDAT	A2_MSB		MPPDATA2_LSB				

MPPOUT2 MPPOUT1 MPPOUT0	<ul> <li>Select the MPP2 pin function (default= 0)</li> <li>Select the MPP1 pin function (default= 0)</li> <li>Select the DLINKI pin function (default= 0)</li> <li>In cascaded mode, DLINKI pin is reserved for cascaded operation</li> <li>Multi purpose output mode 1 (default)</li> <li>GPPIO mode</li> <li>Multi purpose output mode 2</li> </ul>
MPPSET_MSB	Select the function for MPP [7:4] pins in Multi purpose output Mod 1 Select I/O for each bit for MPP [7:4] pins in GPPIO Mode Select the function for MPP [7:4] pins in Multi purpose output Mod 2 (default= 0)
MPPSET_LSB	Select the function for MPP [3:0] pins in Multi purpose output Mod 1 Select I/O for each bit for MPP [3:0] pins in GPPIO Mode Select the function for MPP [3:0] pins in Multi purpose output Mod 2 (default= 0) The detailed description for each mode is shown in following table
MPPDATA_MSB	In writing mode, the data is for MPP [7:4] in GPPIO mode In reading mode, the data stands for MPP [7:4] pin status (default= 0) In writing mode, the data is for MPP [3:0] in GPPIO mode In reading mode, the data stands for MPP [3:0] pin status (default= 0)



MPP_MD	MPP_SET	I/O	MPP_DATA	Remark
	0	In	Input Data from Pin	Default
	1		STROBE_DET_C	
	2		CHID_MUX[3:0]	Capture path
	3		CHID_MUX[7:4]	Capture pain
0	4		MUX_OUT_DET[15:12]	
0	5 – 7	Out	-	Reserved
	8		STROBE_DET_D	Display Path
	9 – 13		-	Reserved
	14		{1'b0, H, V, F}	BT. 656 Sync
	15		{hsync, vsync, field, link}	Analog Encoder Sync
1	0	Out	Write Data to Pin	GPP I/O Mode
1	1	In	Input Data from Pin	GFF I/O Widde
	0		Decoder H Sync	
	1		Decoder V Sync	Bit[3:0] : VIN3 ~ VIN0
	2		Decoder Field Sync	
	3		Decoder Ch 0/1 [7:4]	MSB for Ch 0/1
	4		Decoder Ch 0/1 [3:0]	LSB for Ch 0/1
	5		Decoder Ch 2/3 [7:4]	MSB for Ch 2/3
	6		Decoder Ch 2/3 [3:0]	LSB for Ch 2/3
2	7	Out	-	Reserved
2	8	Out	NOVID_DET_M	
	9		MD_DET_M	For VINA
	10		BD_DET_M	$(ANA_SW = 0)$
	11		ND_DET_M	
	12		NOVID_DET_S	
	13		MD_DET_S	For VINB
	14		BD_DET_S	(ANA_SW = 1)
	15		ND_DET_S	

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
1xB7	00										
1xB8	00										
1xB9		00									
1xBA				0	0						
1xBB				0	0						
1xBC				0	0						
1xBD	00										
1xBE	00										
1xBF				0	0						

This is reserved register.

For normal operation, the above value should be set in this register.



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
2x00		OSD_BUF_DATA[31:24]							
2x01		OSD_BUF_DATA[23:16]							
2x02		OSD_BUF_DATA[15:8]							
2x03				OSD_BUF	_DATA[7:0]				
2x04	OSD_BUF_ WR	OSD_BUF_ RD	(	)	OSD_BUF_ADDR				

OSD_BUF_DATA	<ul> <li>Define the writing data of OSD buffer (Internal Buffer Size = 32Bit x 16) in normal single writing mode</li> <li>Define the OSD acceleration data in acceleration downloading mode (default = 0)</li> <li>[31:24] is left top font from 4 OSD dot in display path</li> <li>[31:28] is left top font from 8 OSD dot in capture path</li> <li>Read mode depends on OSD_BUF_RD</li> <li>0 Read the buffer data with OSD_BUF_ADDR (default)</li> <li>1 Read the OSD acceleration downloading data</li> </ul>
OSD_BUF_WR	<ul> <li>Request to write the OSD internal buffer</li> <li>This bit is cleared automatically after downloading is finished</li> <li>Disable the writing or Writing is finished (default)</li> <li>Enable the writing</li> </ul>
OSD_BUF_ADDR	<ul> <li>Select the OSD internal buffer address to read/write</li> <li>0 0 internal buffer address (default)</li> <li>:</li> <li>15 internal buffer address</li> </ul>



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
2x05	OSD_START_HPOS								
2x06	OSD_END_HPOS								
2x07				OSD_STAR	T_VPOS[7:0]				
2x08				OSD_END	_VPOS[7:0]				
2x09	OSD_START_VPOS[9:8] OSD_END_VPOS[9:8]								

OSD\_START\_HPOS Define the horizontal starting position in normal single writing mode

	<ul> <li>Define the horizontal starting position in acceleration downloading mode</li> <li>For display path, 4 pixel per unit</li> <li>0 1 pixel (default)</li> <li>:</li> <li>:</li> <li>179 716 pixel</li> <li>For record path, 8 pixel per unit</li> </ul>
	0 1 pixel
	: : 89 712 pixel
OSD_END_HPOS	Define the horizontal end position in acceleration wiring mode (default = 0) Same unit as the OSD_START_HPOS
OSD_START_VPOS	<ul> <li>Define the vertical starting position in normal single writing mode</li> <li>Define the vertical starting position in acceleration downloading mode</li> <li>Bit [9] stands for writing field</li> <li>Odd field (default)</li> <li>Even field</li> <li>Bit [8:0] stands for writing line number</li> <li>1 Line (default)</li> <li>:</li> <li>:</li> <li>:</li> <li>239 240 Line for 60Hz system</li> <li>:</li> <li>:</li> <li>:</li> <li>287 288 Line for 50Hz system</li> </ul>
OSD_END_VPOS	Define the vertical end position in acceleration downloading mode (default = 0)

The unit is same as the OSD\_START\_VPOS



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
2x09		BUF_W	R_SIZE					-		
2x0A	OSD_MEM_ WR	OSD_ACC_ EN	OSD_MEM_ PATH		OSD_PAGE_D	0	INDEX_RD_ MD			
BUF_W	/R_SIZE	0 32 E : :	: :							
OSD_M	IEM_WR	This bit i 0 Disa		itomatically ing or Writir	emory. after downlong is finished	•	hished			
OSD_A	CC_EN	0 Nor								
OSD_N	1EM_PATH	0 Disp	the OSD writing Path splay path (default) ecord path							
OSD_WR_PAGE Select OSD writing page for display path 0 Page = 0 (default) : : 5 Page = 5 6/7 Not allowed										



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
2x0B		OSD_INDEX_Y							
2x0C		OSD_INDEX_CB							
2x0D				OSD_IND	EX_CR				
2x0E	OSD_INDEX _WR OSD_INDEX_ADDR								

- OSD\_INDEX\_YY component for Color Look-Up Table (default = 0)OSD\_INDEX\_CBCb component for Color Look-Up Table (default = 0)OSD\_INDEX\_CRCr component for Color Look-Up Table (default = 0)OSD\_INDEX\_WRRequest to write the Color Look-Up TableThis register is cleared automatically after downloading is finished0Disable the writing or Writing is finished (default)1Enable the Writing
- OSD\_INDEX\_ADDR Define the OSD index address for Color Look-Up Table
  - 0 index of LUT for display path (default)
    :
    :
    63 63 index of LUT for display path
  - 64 0 index of LUT for capture path
  - : :
  - 67 3 index of LUT for capture path
  - 68- Not allowed

Index	ndex [7]		[6] [5] [4]		[3]	[2]	[1]	[0]	
2x0F	0	05	D_RD_PAGE	_X	OSD_I	FLD_X	OSD_FLD_Y		

OSD\_RD\_PAGE\_X Select the OSD reading page for display path

- 0 Page = 0 (default)
- : :
- 5 Page = 5
- 6/7 Not allowed

OSD\_FLD Enable the bitmap overlay

- 0 Disable the bitmap overlay (default)
- 1 Enable the bitmap overlay with even field display RAM
- 2 Enable the bitmap overlay with odd field display RAM
- 3 Enable the bitmap overlay with both odd and even field display RAM



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
2x10	CUR_ ON_X	CUR_ ON_Y	CUR_ TYPE	CUR_ SUB	CUR_ BLINK	0	CUR_HP[0]	CUR_VP[0]				
2x11					HP[8:1]							
2x12			CUR_VP[8:1]									
CUR_O	N	0 Disa										
CUR_T	YPE	0 Sma										
CUR_S	UB	Control i	Control inside style of mouse pointer.									
		0 Transparent (default)										
CUR_BLINK		0 Disa										
CUR H	Р	Control the horizontal location of mouse pointer.										
		:	· · · ·									
		360 720	360 720 Pixel position									
CUR_V	P	Control the vertical location of mouse pointer. 0 0 Line position (default) : : 288 288 Line position										



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
2x13	CLUT0_Y										
2x14	CLUT0_CB										
2x15	CLUT0_CR										
2x16	CLUT1_Y										
2x17	CLUT1_CB										
2x18		CLUT1_CR									
2x19		CLUT2_Y									
2x1A	CLUT2_CB										
2x1B		CLUT2_CR									
2x1C				CLU.	T3_Y						
2x1D				CLUT	3_CB						
2x1E	CLUT3_CR										

Y component for user defined color 0 (default : 0)
Cb component for user defined color 0 (default : 0)
Cr component for user defined color 0 (default : 0)
Y component for user defined color 1 (default : 0)
Cb component for user defined color 1 (default : 0)
Cr component for user defined color 1 (default : 0)
Y component for user defined color 2 (default : 0)
Cb component for user defined color 2 (default : 0)
Cr component for user defined color 2 (default : 0)
Y component for user defined color 3 (default : 0)
Cb component for user defined color 3 (default : 0)
Cr component for user defined color 3 (default : 0)



Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
2x1F	TBLINK_OSD		ALPH/	A_OSD	D ALPHA_2DBOX			ALPHA_BOX				
TBLINK	_OSD	Select the blink time for bitmap overlay										
		0 0.2	0 0.25 sec (default)									
		1 0.5 sec										
		2 1 s	2 1 sec									
		3 2 9	sec									
ALPHA_	OSD	Select	Select the alpha blending mode for bitmap overlay									
		0 50	% (default)									
		1 50	%									
		2 75	75%									
		3 25	%									
ALPHA_	_2DBOX		Select the alpha blending mode for 2D arrayed Box									
			% (default)									
		1 50	%									
		2 75	%									
		3 25	%									
ALPHA_	_BOX	Select	Select the alpha blending mode for Single Box									
		0 50	% (default)									
		1 50	%									
		2 75	%									
		3 25	%									



	Box	Index	[7]		[6]	[5]	[4]	[3]	[2]	[1]	[0]	
	B0	2x20										
	B1	2x26	BO	K BN	ND_COL	BOX_	BOX_	BOX_	BOX_	BOX_	BOX_	
	B2	2x2B	-			PLNMIX_Y	BNDEN_Y	PLNEN_Y	PLNMIX_X	BNDEN_X	PLNEN_X	
	B3	2x32										
E	SOX_B	ND_C	OL	<ul> <li>Define the box boundary color for each box</li> <li>0% White (Default)</li> <li>25% White</li> <li>50% White</li> <li>75% White</li> </ul>								
E	BOX_P	LNMIX	(_Y	<ul><li>Enable the alpha blending for box plane area in record path</li><li>0 No alpha blending (Default)</li><li>1 Enable alpha blending</li></ul>								
E	SOX_B	NDEN	_Y	<ul><li>Enable the box boundary in record path</li><li>0 Disable (Default)</li><li>1 Enable</li></ul>								
BOX_PLNEN_Y				<ul><li>Enable the box plane area in record path</li><li>0 Disable (Default)</li><li>1 Enable</li></ul>								
E	BOX_PLNMIX_X				<ul><li>Enable the alpha blending of box plane area in display path</li><li>0 No alpha blending (Default)</li><li>1 Enable alpha blending</li></ul>							
BOX_BNDEN_X Enable the box boundary in display path 0 Disable (Default) 1 Enable												
E	BOX_P	LNEN_	_X	Ena 0 1	able the bo Disable ( Enable	ox plane are Default)	ea in displa	ly path				



Box	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
B0	2x21								
B1	2x27			LNCOL					
B2	2x2C		BOX_F	LINCOL					
B3	2x33								

BOX\_PLNCOL Defin

Define the box plane color for each box

- 0 White (75% Amplitude 100% Saturation) (default)
- 1 Yellow (75% Amplitude 100% Saturation)
- 2 Cyan (75 % Amplitude 100 Saturation)
- 3 Green (75% Amplitude 100% Saturation)
- 4 Magenta (75% Amplitude 100% Saturation)
- 5 Red (75% Amplitude 100% Saturation)
- 6 Blue (75% Amplitude 100% Saturation)
- 7 0% Black
- 8 100% White
- 9 50% Gray
- 10 25% Gray
- 11 Blue (75% Amplitude 75% Saturation)
- 12 Defined by CLUT0
- 13 Defined by CLUT1
- 14 Defined by CLUT2
- 15 Defined by CLUT3



Box	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
B0	2x21		-		=			-	=
B1	2x27								
B2	2x2C					BOXHL[0]			
B3	2x33								
B0	2x22								
B1	2x28				BOXH	II [Q·1]			
B2	2x2D				DOAF	цо. I ј			
B3	2x34								

BOX\_HL

Define the horizontal left location of box.

0 Left end (default)

: :

360 Right end

Box	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
B0	2x21		-		-	-			=
B1	2x27								
B2	2x2C						BOXHW[0]		
B3	2x33								
B0	2x23								
B1	2x29				BOXH	\//[Q-1]			
B2	2x2E				волп	vv[0.1]			
B3	2x35								

BOX\_HW

Define the horizontal size of box.

0 0 Pixel width (default)

: :

180 720 Pixels width



Box	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
B0	2x21		-		=	-	-		
B1	2x27								
B2	2x2C							BOXVT[0]	
B3	2x33								
B0	2x24								
B1	2x2A				POV	TI0-41			
B2	2x2F				BOXV	1[0.1]			
B3	2x36								

BOX\_VT

Define the vertical top location of box.

0 Vertical top (default)

: :

288 Vertical bottom

Box	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
B0	2x21					-		-	
B1	2x27								BOXVW[0]
B2	2x2C								DOVANIO
B3	2x33								
B0	2x25								
B1	2x2B				POVV	1//0.11			
B2	2x30				BOXV	vv[0.1]			
B3	2x37								

BOX\_VW

Define the vertical size of box.

0 0 Lines height (default)

: :

144 288 Lines height

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
2x38	(	)	(	)	OSD_OV	/L_MD_D	OSD_OV	/L_MD_C

OSD\_OVL\_MD

Control the OSD overlay mode for each path

- 0 No overlay (default)
- 1 Enable overlay with high priority
- 2 Enable overlay with low priority
- 3 Enable overlay with no priority

2DBox	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
2DB0	2x5B									
2DB1	2x5C							EA COL		
2DB2	2x5D		NDAR	EA_COL			DETARI	EA_COL		
2DB3	2x5E									
2x5	5F	MDBND	MDBND3_COL MDBND2_COL MDBND1_COL MDBND0_COL				00_COL			

MDAREA\_COL DETAREA\_COL Define the color of Mask plane in 2D arrayed box. (default = 0)

Define the color of Detection plane in 2D arrayed box. (default = 0)

- 0 White (75% Amplitude 100% Saturation)
- 1 Yellow (75% Amplitude 100% Saturation)
- 2 Cyan (75 % Amplitude 100 Saturation)
- 3 Green (75% Amplitude 100% Saturation)
- 4 Magenta (75% Amplitude 100% Saturation)
- 5 Red (75% Amplitude 100% Saturation)
- 6 Blue (75% Amplitude 100% Saturation)
- 7 0% Black
- 8 100% White
- 9 50% Gray
- 10 25% Gray
- 11 Blue (75% Amplitude 75% Saturation)
- 12 Defined by CLUT0
- 13 Defined by CLUT1
- 14 Defined by CLUT2
- 15 Defined by CLUT3

#### MDBND\_COL Define the color of 2D arrayed box boundary

- 0 0 % Black (default)
- 1 25% Gray
- 2 50% Gray
- 3 75% White

Define the displayed color for cursor cell and motion-detected region

- 0,1 75% White (default)
- 2,3 0% Black



2DBox	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
2DB0	2x60								
2DB1	2x68	2DBOX	2DBOX	2DBOX	2DBOX_	2DBOX	21		=1
2DB2	2x70	_EN_X	_EN_Y	_MODE	CUREN	_MIX	21	DBOX_IN_SE	:∟
2DB3	2x78								
2DBOX	_EN		ble the 2D	-					
		0		e 2D box (	default)				
		1	Enable the	e 2D box					
2DBOX	_MODE	Defi	ne the ope	ration mod	le of 2D ar	rayed box.			
		0	Table mod	de (default)	)				
		1	Motion dis	splay mode	)				
		–							
2DBOX	_CURE				ide 2D arra				
		0			ell (default)				
		1	Enable the	e cursor ce					
2DBOX	MIX	Ena	ble the alp	ha blendin	a for 2D ar	raved box	plane with	video data	1.
_	_	0			ending (def	•			
		1			• •	,	DBOX set	ting (2x03)	
				o a.p.1.a. 0.0				g (_/.cc)	
2DBOX	_IN_SE	L Sele	ect the inpu	it for Mask	/ Detectior	n data of 2[	D Box.		
		0	Mask and	Detection	Data for V	IN 0 and A	NA_SW =	0 (default)	
		1	Mask and	Detection	Data for V	IN1 and Al	NA_SW =	0	
		2	Mask and	Detection	Data for V	IN 2 and A	NA_SW =	0	
		3	Mask and	Detection	Data for V	IN 3 and A	NA_SW =	0	
		4	Mask and	Detection	Data for V	IN 0 and A	NA_SW =	1	
		5	Mask and	Detection	Data for V	IN1 and Al	NA_SW =	1	
		6	Mask and	Detection	Data for V	IN 2 and A	NA_SW =	1	
		7	Mask and	Detection	Data for V	IN 3 and A	NA_SW =	1	



2DBox	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
2DB0	2x61										
2DB1 2DB2	2x69	2DBOX_ HINV	2DBOX_ VINV	2DBOX_ MSKEN	2DBOX_ DETEN	2DBOX_ BNDEN	0				
2DB2 2DB3	2x71 2x79	THINK	VIINV	WORLIN	DETEN	DINDLIN					
2DBOX_	HINV	Ena	ble the hor	izontal mir	roring for 2	2D arrayed	box.				
		0	Normal op	peration (de	efault)						
	1 Enable the horizontal mirroring										
2DBOX_	VINV										
		0			,						
		1	1 Enable the vertical mirroring								
2DBOX_	_DETEN Enable the detection plane of 2D arrayed box.										
20607_				_MODE =		Tayeu DOX.					
		0			n plane of 2	2D arraved	l box (defa	ult)			
		1			plane of 2	-		uity			
		Whe	en 2DBOX	_MODE =	"1"						
		0	Display th	e motion d	etection re	sult with in	ner bound	ary			
		1	Display th	e motion d	etection re	sult with pl	lane				
2DBOX_	MSKE			•	f 2D arraye						
		0			ane of 2D a	•	. ,				
		1	Enable the	e mask pla	ne of 2D a	rrayed box	(				
20802	סאורידי		hla tha hay	undom of O	Dorrough	boy					
2DBOX_	ושעוום	м Епа 0		e boundar	D arrayed	DUX.					
		1									
		I		e boundary	/						



2DBox	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
2DB0	2x61		-	-	-		-		
2DB1	2x69							2DBOX_	
2DB2	2x71							HL[0]	
2DB3	2x79								
2DB0	2x62								
2DB1	2x6A				2DBOX				
2DB2	2x72				ZDBUA	_11⊑[0.1]			
2DB3	2x7A								

2DBOX\_HL Define the horizontal left location of 2D arrayed box.

0 Horizontal left end (default)

: : 360 Horizontal right end

2DBox	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
2DB0	2x63					-			-			
2DB1	2x6B				2000							
2DB2	2x73		2DBOX_HW									
2DB3	2x7B											

2DBOX\_HW Define the horizontal size of 2D arrayed box.

0 0 Pixel width (default)

: :

255 510 Pixels width



2DBox	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
2DB0	2x61		-	-	-	-	-	-	
2DB1	2x69								2DBOX_
2DB2	2x71								VT[0]
2DB3	2x79								
2DB0	2x64								
2DB1	2x6C					\/T[0-4]			
2DB2	2x74				ZDBUA	_VT[8:1]			
2DB3	2x7C								

2DBOX\_VT Define the vertical top location of 2D arrayed box.

- 0 Vertical top end (default) :
  - 240 Vertical bottom end for 60Hz system
  - : :

:

288 Vertical bottom end for 50Hz system

2DBox	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
2DB0	2x65				-	-			-
2DB1	2x6D				2000	X VW			
2DB2	2x75				2060	~_vvv			
2DB3	2x7D								

2DBOX\_VW

- Define the vertical size of 2D arrayed box.
  - 0 Line height (default) 0
  - : 1
  - 255 255 Line height



2DBox	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
2DB0	2x66			-	=	2DBOX VNUM				
2DB1	2x6E		2000	HNUM						
2DB2	2x76		ZDBUA							
2DB3	2x7E									

2DBOX_VNUM	Define the row number of 2D arrayed box. For motion display mode, 11 is recommended. 0 1 Row
	: :
	11 12 Row (default)
	: :
	15 16 Rows
2DBOX_HNUM	Define the column number of 2D arrayed box.
	For motion display mode, 15 is recommended.
	0 1 Column
	: :
	15 16 Columns (default)

2DBox	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
2DB0	2x67				-					
2DB1	2x6F		20802	CURHP			2DBOX			
2DB2	2x77		ZDBOX_				ZDBOX_	_CURVF		
2DB3	2x7F									

 2DBOX\_CURHP
 Define the horizontal location of cursor cell within 2DBOX\_HNUM.

 0
 1st Column (default)

 :
 :

 15
 16th Column

 2DBOX\_CURVP
 Define the vertical location of cursor cell within 2DBOX\_VNUM.

 0
 1st Row (default)

 :
 :

15 16th Row



VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
0	2x80												
1	2xA0	MD_DIS	MD _REFFLD	BD_CE	LSENS		BD_L\	/SENS					
2	2xC0 2xE0												
0	2x81												
1	2xA1		ND_LVSENS ND_TMPSENS										
2	2xC1		ND_L	JOLINO			ND_1W						
3	2xE1												
MD_D	IS	Dis	sable the m	otion and b	olind detect	tion.							
_		0	Enable n	notion and	blind detec	tion (defau	lt)						
		1		notion and			,						
MD_R	EFFLD	Co	ontrol the up	odating time	e of referer	nce field for	motion de	etection.					
		0	Update r	eference fie	eld every fi	eld (default	)						
		1	1 Update reference field according to MD_SPEED										
BD_CI	ELSENS					detection.							
		0	Low thre	shold (Mor	e sensitive)	) (default)							
		:	:										
		3	High thre	shold (Les	s sensitive	)							
BD L\	/SENS	De	fine the thr	eshold of le	evel for blir	d detectior	).						
_		0		shold (Mor									
		:	:	,									
		15	High thre	shold (Les	s sensitive	)							
ND_L\	/SENS	De	fine the thr	eshold of le	evel for nig	ht detectior	۱.						
		0	Low thre	shold (Mor	e sensitive)	) (default)							
		:	:										
		3	High thre	shold (Les	s sensitive	)							
אד חוא	MPSEN	S Da	fing the thr	reshold of t	amporal co	ensitivity for	night deta	oction					
ח_שיו		5 De 0		shold (Mor		-	night dele						
		15	High thre	shold (Les	s sensitive	)							
		15	i ngri une			/							



VIN	Index	[7]	[6]	[5]	[4] [3] [2] [1] [						
0	2x82										
1	2xA2	MD_N	IASK_	MD		MD ALGIN					
2	2xC2	RD_	_MD		ΓLD						
3	2xE2										
0	2x83				JAL MD LVSENS						
1	2xA3		LSENS	MD_DUAL							
2	2xC3		LOLINO	_EN				)			
3	2xE3										
D_MASK_RD_MD Select the read mode of MD_MASK register											

- 0 Read motion detection information when  $ANA_SW = 0$ 
  - Read motion detection information when ANA\_SW = 1
- 2/3 Read the mask information

 MD\_FLD
 Select the field for motion detection.

 0
 Detecting motion for only odd field (default)

1

- 1 Detecting motion for only even field
- 2 Detecting motion for any field
- 3 Detecting motion for both odd and even field

MD\_ALGIN Adjust the horizontal starting position for motion detection.

- 0 0 pixel (default)
- : :
- 15 15 pixels
- MD\_CELSENS Define the threshold of sub-cell number for motion detection.
  - 0 Motion is detected if 1 sub-cell has motion (More sensitive) (default)
  - 1 Motion is detected if 2 sub-cells have motion
  - 2 Motion is detected if 3 sub-cells have motion
  - 3 Motion is detected if 4 sub-cells have motion (Less sensitive)
- MD\_DUAL\_EN Enable the non-realtime motion detection mode
  - 0 Normal 4 channel motion detection mode (default)
  - 1 8 channel detection mode for non-realtime application
- MD\_LVSENS Control the level sensitivity of motion detector. 0 More sensitive (default) : :
  - 15 Less sensitive



VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
0	2x84											
1	2xA4	MD_	MD_STRB			MD_S	PEED					
2	2xC4 2xE4	STRB_EN										
3	2xE4											
1	2xA5											
2	2xC5		MD_TM	PSENS			MD_S	PSENS				
3	2xE5											
MD_ST	rrb_ei	N Se 0	lect the trig	-	of motion c ode of mot		on (dofault	•				
		1						.)				
		I	Manuart	ngger mou	e for motio	ndelection	1					
MD_S1	ΓRB	Re	equest to st	art motion	detection o	n manual t	rigger mod	de				
		0	None Op	eration (de	efault)							
		1	Request	to start mo	tion detect	ion						
MD_SF		Co	Control the velocity of motion detector.									
	LLD		rge value is	-			on					
			MD_DUAL					0 ~ 31				
		0		 ervals (def				0~01.				
		1	2 field int		auny							
		61	62 field ir	ntervals								
		62										
		63										
				0.100								
MD_TM	MPSEN	S Co	ntrol the te	mporal ser	nsitivity of r	notion dete	ector.					
		0	More Se	nsitive (def	ault)							
		:	:									
		15	Less Ser	nsitive								
MD_SF		Co	ontrol the sp	natial consi	tivity of mo	tion dotact	or					
0_3F	SENO		-		•		01.					
		0		nsitive (def	auitj							
		15	Less Ser	ocitivo								
		10	L622 261	ISILIVE								



Deve		Inc	dex		Motion Detection Mask Control for VIN									
Row	VIN0	VIN1	VIN2	VIN3	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
1	2x86	2xA6	2xC6	2xE6		-	-	-	-	_	-	-		
2	2x88	2xA8	2xC8	2xE8										
3	2x8A	2xAA	2xCA	2xEA										
4	2x8C	2xAC	2xCC	2xEC										
5	2x8E	2xAE	2xCE	2xEE										
6	2x90	2xB0	2xD0	2xF0		MD_MASK[15:8]								
7	2x92	2xB2	2xD2	2xF2										
8	2x94	2xB4	2xD4	2xF4										
9	2x96	2xB6	2xD6	2xF6										
10	2x98	2xB8	2xD8	2xF8										
11	2x9A	2xBA	2xDA	2xFA										
12	2x9C	2xBC	2xDC	2xFC										
1	2x87	2xA7	2xC7	2xE7										
2	2x89	2xA9	2xC9	2xE9										
3	2x8B	2xAB	2xCB	2xEB										
4	2x8D	2xAD	2xCD	2xED										
5	2x8F	2xAF	2xCF	2xEF										
6	2x91	2xB1	2xD1	2xF1					\SK[7:0]					
7	2x93	2xB3	2xD3	2xF3					(Or(7.0]					
8	2x95	2xB5	2xD5	2xF5	-7 -9									
9	2x97	2xB7	2xD7	2xF7										
10	2x99	2xB9	2xD9	2xF9										
11	2x9B	2xBB	2xDB	2xFB										
12	2x9D	2xBD	2xDD	2xFD										

#### MD\_MASK

Define the motion Mask/Detection cell for VIN

MD\_MASK[15] is right end and MD\_MASK[0] is left end of column.

In writing mode

- 0 Non-masking cell for motion detection (default)
- 1 Masking cell for motion detection

In reading mode when MASK\_MODE = "0"

- 0 Motion is not detected for cell
- 1 Motion is detected for cell

In reading mode when MASK\_MODE = "1"

- 0 Non-masked cell
- 1 Masked cell



VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
0	2x9E										
1	2xBE		DET RE			DET RESULT M*					
2	2xDE		DEI_RE	30L1_3		DET_RESOLT_M					
3	2xFE										

Notes "\*" stand for read only register

DET_RESULT_S	Detection result for Video Input with ANA_SW = 1
DET_RESULT_M	Detection result for Video Input with ANA_SW = 0
	Bit[3] stand for video loss detection result
	Bit[2] stand for motion detection result
	Bit[1] stand for blind detection result
	Bit[0] stand for night detection result
	0 Video Enable / No Motion / No Blind / Day

1 Video Loss/ Motion / Blind / Night



## **Parametric Information**

## **DC Electrical Parameters**

Parameter	Symbol	Min	Тур	Max	Units
VDDADC (measured to VSSADC)	VDD <sub>ADCM</sub>	-0.5		2.3	V
VDDDAC (measured to VSSDAC)	VDD <sub>DACM</sub>	-0.5		2.3	V
VDDI (measured to VSSI)	VDDIM	-0.5		2.3	V
VDDO (measured to VSSO)	VDDом	-0.5		4.5	V
Voltage on Any Digital Data Pin (See the note below)	-	-0.5		4.5	V
Analog Input Voltage for ADC		-0.5		2.0	V
Storage Temperature	Ts	-65		150	°C
Junction Temperature	TJ	0		125	°C
Vapor Phase Soldering (15 Seconds)	TVSOL			220	°C

Table 13 Absolute Maximum Ratings

**NOTE**: Long-term exposure to absolute maximum ratings may affect device reliability, and permanent damage may occur if operate exceeding the rating. The device should be operated under recommended operating condition.

Parameter	Symbol	Min	Тур	Max	Units
VDDADC (measured to VSSADC)	VDD <sub>ADC</sub>	1.62	1.8	1.98	V
VDDDAC (measured to VSSDAC)	VDD <sub>DAC</sub>	1.62	1.8	1.98	V
VDDI (measured to VSSI)	VDDI	1.62	1.8	1.98	V
VDDO (measured to VSSO)	VDDo	3.0	3.3	3.6	V
Analog VIN Amplitude Range (AC coupling required)	VIN <sub>R</sub>	0	0.5	1.0	V
Ambient Operating Temperature	T <sub>A</sub>	-40		85	°C

Table 14 Recommended Operating Conditions



Parameter	Symbol	Min	Тур	Max	Units
Digital Inputs					
Input High Voltage (TTL)	VIH	2.0		5.5	V
Input Low Voltage (TTL)	VIL	-0.3		0.8	V
Input Leakage Current (@Vi=2.5V or 0V)	١L			±10	μΑ
Input Capacitance	CIN		6		pF
Digital Outputs					
Output High Voltage	Vон	2.4			V
Output Low Voltage	Vol			0.4	V
High Level Output Current (@V <sub>OH</sub> =2.4V)	Іон	6.3	12.8	21.2	mA
Low Level Output Current (@VoL=0.4V)	lol	4.9	7.4	9.8	mA
Tri-state Output Leakage Current (@V <sub>0</sub> =2.5V or 0V)	loz			±10	μΑ
Output Capacitance	Co		6		pF
Analog Pin Input Capacitance	CA		6		pF

## Table 15 DC Characteristics

Table 16 Supply Current and Power Dissipation

Parameter	Symbol	Min	Тур	Max	Units
Analog Supply Current (1.8V)	Idda		140	155	mA
Digital Internal Supply Current (1.8V)	I <sub>DDI</sub>		460	505	mA
Digital I/O Supply Current (3.3V)	IDDO		25	27	mA
Total Power Dissipation	Pd		1.16	1.27	W



#### **AC Electrical Parameters**

Table 1	7 Clock	Timina	Parameters

Parameter	Symbol	Min	Тур	Max	Units
Delay from CLK54I to CLKVDO	1	4.7		12.5	ns
Hold from CLKVDO (27MHz) to Data	2a	17			ns
Delay from CLKVDO (27MHz) to Data	2b			21	ns
Hold from CLK54I to Data	3a	8			ns
Delay from CLK54I to Data	3b			12	ns
Setup from PBIN to PBCLK	4a	5			ns
Hold from PBCLK to PBIN	4b	5			ns

Note : Cload = 25pF.




Fig 75 Clock Timing Diagram

Parameter	Symbol	Min	Тур	Max	Units
Bus Free Time between STOP and START	t <sub>BF</sub>	1.3			us
SDAT setup time	t <sub>sSDAT</sub>	100			ns
SDAT hold time	t <sub>hSDAT</sub>	0		0.9	us
Setup time for START condition	t <sub>sSTA</sub>	0.6			us
Setup time for STOP condition	t <sub>sSTOP</sub>	0.6			us
Hold time for START condition	<b>t</b> hSTA	0.6			us
Rise time for SCLK and SDAT	t <sub>R</sub>			300	ns
Fall time for SCLK and SDAT	tF			300	ns
Capacitive load for each bus line	CBUS			400	pF
SCLK clock frequency	fsclk			400	KHz

c




Fig 76. Serial Interface Timing Diagram



Parameter	Symbol	Min	Тур	Max	Units
CSB setup until AEN active	Tsu(1)	10			ns
PDATA setup until AEN,WENB active	Tsu(2)	10			ns
AEN, WENB, RENB active pulse width	Tw	40			ns
CSB hold after WENB, RENB inactive	Th(1)	60			ns
PDATA hold after AEN,WENB inactive	Th(2)	20			ns
PDATA delay after RENB active	Td(1)			12	ns
PDATA delay after RENB inactive	Td(2)	60			ns
CSB inactive pulse width	Tcs	60			ns
RENB active delay after AEN inactive RENB active delay after RENB inactive	Trd	60			ns






Fig 77 Write timing of parallel interface with auto index increment mode




Fig 78 Read timing of parallel interface with auto index increment mode


Parameter	Symbol	Min	Тур	Max	Units
ADC characteristics					
Differential gain	DGA			3	%
Differential phase	D <sub>pA</sub>			2	deg
Channel Cross-talk	α <sub>ctA</sub>			-50	dB
DAC characteristic					
Differential gain	D <sub>GD</sub>			3	%
Differential phase	D <sub>pD</sub>			2	deg
Channel Cross-talk	αctA			-50	dB

### Table 21.Decoder Performance Parameter

Parameter	Symbol	Min	Тур	Max	Units
Horizontal PLL permissible static deviation	$\Delta f_{H}$			±6	%
Color Sub-carrier PLL lock in range	$\Delta fsc$	±800			Hz
Video level tracking range	AGC	-6		18	dB
Color level tracking range	ACC	-6		30	dB
Oscillator Input					
Nominal frequency	fosc		54		MHz
Permissible frequency deviation	$\Delta f_{OSC}/f_{OSC}$			±100	ppm
Duty cycle	dtosc			60	%



# **Application Schematic**






## **Package Dimension**

208 QFP

Ĥ



ALL DIMENSIONS ARE IN MILLIMETERS.


ALL DIVIE	N SIONS	AILE I	IN MILL		<i>.</i>	
SYMBOL	М	ILLIMETI	ER		INCH	
STNDUL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
А	—	—	4.00	—	—	0.157
A 1	0.25	0.32	0.40	0.010	0.013	0.016
A 2	3.20	3.40	3.60	0.126	0.134	0.142
D	30	.60 BA	SIC	1.2	05 BAS	iC
D1	28	.00 BA	SIC	1.1	02 BAS	IC
E	30	.60 BA	SIC	1.2	05 BAS	IC
E 1	28.00 BASIC			1.1	02 BAS	IC
R 2	0.08	—	0.25	0.003		D.01
R 1	0.08	—	—	0.003	—	—
θ	0°	3.5"	8,	0"	3.5°	8.
θ1	0*	—	—	0,	—	—
θ2	5"	—	16"	5"	—	16"
θ₃	5'	—	16'	5'		16'
с	0.09	—	0.20	0.004	—	0.008
c1	0.09	0.15	0.16	0.004	0.006	0.006
L1	1	.30 RE	F	0.052 REF		
L	0.45	0.60	0.75	0.018	0.024	0.030
S	0.20	—	—	0.008		—
b	0.17	—	0.27	0.007	—	0.011
b1	0.17	0.20	0.23	0.007	0.008	0.009
е	0.50 BSC.			0.020 BSC.		
aaa		0.25			0.010	
ьрр		0.20		0.008		
ccc		0.08			0.003	
ddd		0.08			0.003	
E NOLDE NOLD BROTELIOION NILOU						

1.DIMENSION D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.ALLOW PROTRUSION IS 0.25mm PER SIDE.DIMENSIONS D1 AND E1 DO INCLUDE MISMATCH AND ARE DETERMINED AT DATUM PLANE H; 2.DIMENSION & DOES NOT INVLUDE DAMBAR PROTRUSION.ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE & DIMENSION AT MAXIMUM MATERIAL CONDITION.DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT;



256 LBGA

TOP VIEW





## **Revision History**

Revision	Date	Description	Product Code
1.0	Jul. 05. 2006	Preliminary Datasheet Release	BAPA1
1.1	Jul. 10. 2006	<ul> <li>Update the Errata</li> <li>1) Update the Fig 49 ~ Fig 52 for SYNC_DEL value (P. 77 ~ P. 80) Update the register description for SYNC_DEL (P. 191)</li> <li>2) Update the register description for VIS_CODE_EN (P.192)</li> <li>3) Update the register description for 2DBOX_HL (P.222)</li> </ul>	BAPA1
1.2	Oct. 10. 2006	<ul> <li>Update the Errata</li> <li>1) Update the description of noise reduction (P. 68)</li> <li>2) Update the Fig 52 (P. 80)</li> <li>3) Correct the register address mismatch (P.82, P.86, P.87)</li> <li>4) Update the register description for NR_EN (P.108)</li> <li>5) Remove the register description for ENHANCE (P.181)</li> </ul>	BAPA1
FN7741.0	Jan, 10, 2011	Assigned file number FN7741.0 to datasheet as this will be the first release with an Intersil file number. Replaced header and footer with Intersil header and footer. No changes to datasheet content.	
FN7741.1	June 18, 2012	Removed preliminary watermarking from datasheet. Added Ordering Information to page 4. In Table 14 Recommended Operating Conditions on page 231, the Ambient Operating Temperature was listed as -40 to +70°C, but should actually be rated for -40 to +85°C. Changed T <sub>A</sub> max from 70°C to 85°C.	

Table 22	Datasheet Revision History

© Copyright Intersil Americas LLC 2011-2012. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

For additional products, see <a href="http://www.intersil.com/product\_tree">www.intersil.com/product\_tree</a> Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="http://www.intersil.com/en/support/qualandreliability.html">http://www.intersil.com/product\_tree</a>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see http://www.intersil.com





#### ООО "ЛайфЭлектроникс"

ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 3010181090000000703 БИК 044030703

Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

Мы предлагаем:

- Конкурентоспособные цены и скидки постоянным клиентам.
- Специальные условия для постоянных клиентов.
- Подбор аналогов.
- Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.
- Приемлемые сроки поставки, возможна ускоренная поставка.
- Доставку товара в любую точку России и стран СНГ.
- Комплексную поставку.
- Работу по проектам и поставку образцов.
- Формирование склада под заказчика.
- Сертификаты соответствия на поставляемую продукцию (по желанию клиента).
- Тестирование поставляемой продукции.
- Поставку компонентов, требующих военную и космическую приемку.
- Входной контроль качества.
- Наличие сертификата ISO.

В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- Регистрацию проекта у производителя компонентов.
- Техническую поддержку проекта.
- Защиту от снятия компонента с производства.
- Оценку стоимости проекта по компонентам.
- Изготовление тестовой платы монтаж и пусконаладочные работы.



Тел: +7 (812) 336 43 04 (многоканальный) Email: org@lifeelectronics.ru

#### www.lifeelectronics.ru