

FEATURES

Fully differential Extremely low power with power-down feature 2.6 mA quiescent supply current @ 5 V 450 µA in power-down mode @ 5 V High speed 110 MHz large signal 3 dB bandwidth @ G = 1 450 V/µs slew rate 12-bit SFDR performance @ 500 kHz Fast settling time: 100 ns to 0.02% Low input offset voltage: ±2.6 mV max Low input offset current: 0.45 µA max Differential input and output Differential-to-differential or single-ended-to-differential operation Rail-to-rail output Adjustable output common-mode voltage Externally adjustable gain Wide supply voltage range: 2.7 V to 12 V Available in small SOIC package Qualified for automotive applications

APPLICATIONS

ADC drivers Automotive vision and safety systems Automotive infotainment systems Portable instrumentation Battery-powered applications Single-ended-to-differential converters Differential active filters Video amplifiers Level shifters

GENERAL DESCRIPTON

Rev. E

The [AD8137](http://www.analog.com/AD8137) is a low cost differential driver with a rail-to-rail output that is ideal for driving ADCs in systems that are sensitive to power and cost. The [AD8137](http://www.analog.com/AD8137) is easy to apply, and its internal common-mode feedback architecture allows its output commonmode voltage to be controlled by the voltage applied to one pin. The internal feedback loop also provides inherently balanced outputs as well as suppression of even-order harmonic distortion products. Fully differential and single-ended-to-differential gain configurations are easily realized by th[e AD8137.](http://www.analog.com/AD8137) External feedback networks consisting of four resistors determine the

Low Cost, Low Power, Differential ADC Driver

Data Sheet **[AD8137](http://www.analog.com/AD8137)**

FUNCTIONAL BLOCK DIAGRAM

Figure 2. Small Signal Response for Various Gains

closed-loop gain of the amplifier. The power-down feature is beneficial in critical low power applications.

The [AD8137](http://www.analog.com/AD8137) is manufactured on Analog Devices, Inc., proprietary second-generation XFCB process, enabling it to achieve high levels of performance with very low power consumption.

The [AD8137](http://www.analog.com/AD8137) is available in the small 8-lead SOIC package and 3 mm × 3 mm LFCSP package. It is rated to operate over the extended industrial temperature range of −40°C to +125°C.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2004–2012 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

REVISION HISTORY

7/12—Rev. D to Rev. E

7/10—Rev. C to Rev. D

12/09—Rev. B to Rev. C

7/05—Rev. A to Rev. B

8/04—Rev. 0 to Rev. A.

5/04—Revision 0: Initial Version

SPECIFICATIONS

 $V_S = \pm 5$ V, $V_{OCM} = 0$ V (@ 25°C, differential gain = 1, R_L , dm = $R_F = R_G = 1$ k Ω , unless otherwise noted, T_{MIN} to $T_{MAX} = -40$ °C to +125°C).

Table 1.

 $V_S = 5$ V, $V_{OCM} = 2.5$ V (@ 25°C, differential gain = 1, R_L _{dm} = $R_F = R_G = 1$ k Ω , unless otherwise noted, T_{MIN} to $T_{MAX} = -40$ °C to +125°C).

 $V_S = 3$ V, $V_{OCM} = 1.5$ V (@ 25°C, differential gain = 1, R_L , $_{dm} = R_F = R_G = 1$ k Ω , unless otherwise noted, T_{MIN} to $T_{MAX} = -40$ °C to +125°C).

ABSOLUTE MAXIMUM RATINGS

Table 4.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 $θ_{IA}$ is specified for the worst-case conditions, that is, $θ_{IA}$ is specified for the device soldered in a circuit board in still air.

Table 5. Thermal Resistance

MAXIMUM POWER DISSIPATION

The maximum safe power dissipation in th[e AD8137](http://www.analog.com/AD8137) package is limited by the associated rise in junction temperature (T_J) on the die. At approximately 150°C, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, permanently shifting the parametric performance of the [AD8137.](http://www.analog.com/AD8137) Exceeding a junction temperature of 175°C for an extended period can result in changes in the silicon devices, potentially causing failure.

The power dissipated in the package (P_D) is the sum of the quiescent power dissipation and the power dissipated in the package due to the load drive for all outputs. The quiescent power is the voltage between the supply pins (V_s) times the quiescent current (IS). The load current consists of differential and common-mode currents flowing to the load, as well as currents flowing through the external feedback networks and the internal common-mode feedback loop. The internal resistor tap used in the common-mode feedback loop places a 1 k Ω differential load on the output. RMS output voltages should be considered when dealing with ac signals.

Airflow reduces θ_{JA} . In addition, more metal directly in contact with the package leads from metal traces, through holes, ground, and power planes reduces the θ_{IA} .

[Figure 3](#page-8-4) shows the maximum safe power dissipation in the package vs. the ambient temperature for the 8-lead SOIC (125°C/W) and 8-lead LFCSP (θ_{IA} = 70°C/W) on a JEDEC standard 4-layer board. θ_{JA} values are approximations.

Figure 3. Maximum Power Dissipation vs. Ambient Temperature for a 4-Layer Board

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 6. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise noted, differential gain = 1, $R_G = R_F = R_{L, dm} = 1$ k Ω , $V_S = 5$ V, $T_A = 25$ °C, $V_{OCM} = 2.5$ V. Refer to the basic test circuit in [Figure 60](#page-20-1) for the definition of terms.

Figure 5. Small Signal Frequency Response for Various Gains

Figure 6. Small Signal Frequency Response for Various Power Supplies

Figure 7. Small Signal Frequency Response at Various Temperatures

Figure 8. Large Signal Frequency Response for Various Gains

Figure 9. Large Signal Frequency Response for Various Power Supplies

Figure 10. Large Signal Frequency Response at Various Temperatures

Figure 11. Small Signal Frequency Response for Various Loads

Figure 12. Small Signal Frequency Response for Various CF

Figure 13. Small Signal Frequency Response at Various V_{OCM}

Figure 14. Large Signal Frequency Response for Various Loads

Figure 16. Frequency Response for Various Output Amplitudes

Figure 17. Small Signal Frequency Response for Various RF

Figure 18. Second Harmonic Distortion vs. Frequency and Supply Voltage

Figure 19. Harmonic Distortion vs. Output Amplitude and Supply, $F_C = 500 \text{ kHz}$

Figure 20. Large Signal Frequency Response for Various RF

Figure 21. Third Harmonic Distortion vs. Frequency and Supply Voltage

Figure 22. Harmonic Distortion vs. Output Amplitude and Supply, F_C = 2 MHz

Figure 23. Second Harmonic Distortion at Various Loads

Figure 25. Second Harmonic Distortion at Various RF

Figure 26. Third Harmonic Distortion at Various Loads

Figure 28. Third Harmonic Distortion at Various RF

Data Sheet **AD8137**

Figure 35. Overdrive Recovery

TIME (ns)

Figure 38. Settling Time (0.02%)

Figure 39. Large Signal Transient Response for Various Feedback Capacitances

Figure 40. Large Signal Transient Response for Various Capacitive Loads

Data Sheet **AD8137**

Figure 43. Output Saturation Voltage vs. Output Load

Figure 44. Single-Ended Output Impedance vs. Frequency

Figure 45. V_{OCM} Large Signal Transient Response

Figure 46. Output Saturation Voltage vs. Temperature

Figure 50. Supply Current vs. Temperature

TEST CIRCUITS

Figure 61. Capacitive Load Test Circuit, G = 1

THEORY OF OPERATION

The [AD8137](http://www.analog.com/AD8137) is a low power, low cost, fully differential voltage feedback amplifier that features a rail-to-rail output stage, common-mode circuitry with an internally derived commonmode reference voltage, and bias shutdown circuitry. The amplifier uses two feedback loops to separately control differential and common-mode feedback. The differential gain is set with external resistors as in a traditional amplifier, and the output commonmode voltage is set by an internal feedback loop, controlled by an external V_{OCM} input. This architecture makes it easy to set arbitrarily the output common-mode voltage level without affecting the differential gain of the amplifier.

From Figure 62, the input transconductance stage is an H-bridge whose output current is mirrored to high impedance nodes CP and CN. The output section is traditional H-bridge driven circuitry with common emitter devices driving nodes +OUT and −OUT. The 3 dB point of the amplifier is defined as

$$
BW = \frac{g_m}{2\pi \times C_C}
$$

where:

gm is the transconductance of the input stage.

CC is the total capacitance on node CP/CN (capacitances CP and CN are well matched).

For th[e AD8137,](http://www.analog.com/AD8137) the input stage g_m is \sim 1 mA/V and the capacitance C_C is 3.5 pF, setting the crossover frequency of the amplifier at 41 MHz. This frequency generally establishes an amplifier's unity gain bandwidth, but with the [AD8137,](http://www.analog.com/AD8137) the closed-loop bandwidth depends upon the feedback resistor value as well (se[e Figure 17\)](#page-12-0). The open-loop gain and phase simulations are shown in Figure 63.

Figure 63. Open-Loop Gain and Phase

In Figure 62, the common-mode feedback amplifier A_{CM} samples the output common-mode voltage, and by negative feedback forces the output common-mode voltage to be equal to the voltage applied to the V_{OCM} input. In other words, the feedback loop servos the output common-mode voltage to the voltage applied to the V_{OCM} input. An internal bias generator sets the V_{OCM} level to approximately midsupply; therefore, the output common-mode voltage is set to approximately midsupply when the V_{OCM} input is left floating. The source resistance of the internal bias generator is large and can be overridden easily by an external voltage supplied by a source with a relatively small output resistance. The V_{OCM} input can be driven to within approximately 1 V of the supply rails while maintaining linear operation in the common-mode feedback loop.

The common-mode feedback loop inside th[e AD8137](http://www.analog.com/AD8137) produces outputs that are highly balanced over a wide frequency range without the requirement of tightly matched external components, because it forces the signal component of the output commonmode voltage to be zeroed. The result is nearly perfectly balanced differential outputs of identical amplitude and exactly 180° apart in phase.

APPLICATIONS INFORMATION

ANALYZING A TYPICAL APPLICATION WITH MATCHED RF AND RG NETWORKS

Typical Connection and Definition of Terms

Figure 64 shows a typical connection for the [AD8137,](http://www.analog.com/AD8137) using matched external RF/RG networks. The differential input terminals of the [AD8137,](http://www.analog.com/AD8137) V_{AP} and V_{AN} , are used as summing junctions. An external reference voltage applied to the V_{OCM} terminal sets the output common-mode voltage. The two output terminals, V_{OP} and V_{ON} , move in opposite directions in a balanced fashion in response to an input signal.

Figure 64. Typical Connection

The differential output voltage is defined as

$$
V_{O, dm} = V_{OP} - V_{ON} \tag{1}
$$

Common-mode voltage is the average of two voltages. The output common-mode voltage is defined as

$$
V_{O, cm} = \frac{V_{OP} + V_{ON}}{2}
$$
 (2)

Output Balance

Output balance is a measure of how well V_{OP} and V_{ON} are matched in amplitude and how precisely they are 180° out of phase with each other. It is the internal common-mode feedback loop that forces the signal component of the output commonmode toward zero, resulting in the near perfectly balanced differential outputs of identical amplitude and are exactly 180° out of phase. The output balance performance does not require tightly matched external components, nor does it require that the feedback factors of each loop be equal to each other. Low frequency output balance is ultimately limited by the mismatch of an on-chip voltage divider.

Output balance is measured by placing a well-matched resistor divider across the differential voltage outputs and comparing the signal at the divider's midpoint with the magnitude of the differential output. By this definition, output balance is equal to the magnitude of the change in output common-mode voltage divided by the magnitude of the change in output differential mode voltage:

Output Balance =
$$
\frac{\Delta V_{O, cm}}{\Delta V_{O, dm}}
$$
 (3)

The differential negative feedback drives the voltages at the summing junctions V_{AN} and V_{AP} to be essentially equal to each other.

$$
V_{AN} = V_{AP} \tag{4}
$$

The common-mode feedback loop drives the output commonmode voltage, sampled at the midpoint of the two internal common-mode tap resistors in [Figure 62,](#page-21-1) to equal the voltage set at the $\rm V_{OCM}$ terminal. This ensures that

$$
V_{OP} = V_{OCM} + \frac{V_{O, dm}}{2}
$$
 (5)

and

$$
V_{ON} = V_{OCM} - \frac{V_{O, dm}}{2}
$$
 (6)

ESTIMATING NOISE, GAIN, AND BANDWITH WITH MATCHED FEEDBACK NETWORKS

Estimating Output Noise Voltage and Bandwidth

The total output noise is the root-sum-squared total of several statistically independent sources. Because the sources are statistically independent, the contributions of each must be individually included in the root-sum-square calculation[. Table 7](#page-22-3) lists recommended resistor values and estimates of bandwidth and output differential voltage noise for various closed-loop gains. For most applications, 1% resistors are sufficient.

Table 7. Recommended Values of Gain-Setting Resistors and Voltage Gain for Various Closed-Loop Gains

Gain	$R_G(\Omega)$	$R_F(\Omega)$	3 dB Bandwidth (MHz)	Total Output Noise (nV/ \sqrt{Hz})
	1 k	1 k	72	18.6
	1 k	2 k	40	28.9
5	1 k	5 k	12	60.1
10	1 k	10 k	6	112.0

The differential output voltage noise contains contributions from the [AD8137's](http://www.analog.com/AD8137) input voltage noise and input current noise as well as those from the external feedback networks.

The contribution from the input voltage noise spectral density is computed as

$$
Vo_n 1 = \nu_n \left(1 + \frac{R_F}{R_G} \right), \text{ or equivalently, } \nu_n / \beta \tag{7}
$$

where v_n is defined as the input-referred differential voltage noise. This equation is the same as that of traditional op amps.

The contribution from the input current noise of each input is computed as

$$
Vo_n2 = i_n (R_F)
$$
 (8)

where *in* is defined as the input noise current of one input. Each input needs to be treated separately because the two input currents are statistically independent processes.

The contribution from each *RG* is computed as

$$
Vo_n3 = \sqrt{4kTR_G} \left(\frac{R_F}{R_G}\right) \tag{9}
$$

This result can be intuitively viewed as the thermal noise of each *RG* multiplied by the magnitude of the differential gain.

The contribution from each R_F is computed as

$$
Vo_n4 = \sqrt{4kTR_F} \tag{10}
$$

Voltage Gain

The behavior of the node voltages of the single-ended-todifferential output topology can be deduced from the signal definitions and [Figure 64.](#page-22-4) Referring t[o Figure 64](#page-22-4), $C_F = 0$ and setting $V_{IN} = 0$, one can write:

$$
\frac{V_{IP} - V_{AP}}{R_G} = \frac{V_{AP} - V_{ON}}{R_F}
$$
\n(11)

$$
V_{AN} = V_{AP} = V_{OP} \left[\frac{R_G}{R_F + R_G} \right] \tag{12}
$$

Solving the previous two equations and setting V_{IP} to V_i gives the gain relationship for $V_{O, dm}/V_i$.

$$
V_{OP} - V_{ON} = V_{O, dm} = \frac{R_F}{R_G} V_i
$$
 (13)

An inverting configuration with the same gain magnitude can be implemented by simply applying the input signal to V_{IN} and setting $V_{IP} = 0$. For a balanced differential input, the gain from $V_{IN, dm}$ to $V_{O, dm}$ is also equal to R_F/R_G , where $V_{IN, dm} = V_{IP} - V_{IN}$.

Feedback Factor Notation

When working with differential drivers, it is convenient to introduce the feedback factor β, which is defined as

$$
\beta = \frac{R_G}{R_F + R_G} \tag{14}
$$

This notation is consistent with conventional feedback analysis and is very useful, particularly when the two feedback loops are not matched.

Input Common-Mode Voltage

The linear range of the V_{AN} and V_{AP} terminals extends to within approximately 1 V of either supply rail. Because V_{AN} and V_{AP} are essentially equal to each other, they are both equal to the amplifier's input common-mode voltage. Their range is indicated in the specifications tables as input common-mode range. The voltage at V_{AN} and V_{AP} for the connection diagram in [Figure 64](#page-22-4) can be expressed as

$$
V_{AN} = V_{AP} = V_{ACM} =
$$
\n
$$
\left(\frac{R_F}{R_F + R_G} \times \frac{(V_{IP} + V_{IN})}{2}\right) + \left(\frac{R_G}{R_F + R_G} \times V_{OCM}\right)
$$
\n(15)

where V_{ACM} is the common-mode voltage present at the amplifier input terminals.

Using the β notation, Equation (15) can be written as

$$
V_{ACM} = \beta V_{OCM} + (1 - \beta) V_{ICM}
$$
 (16)

or equivalently,

$$
V_{ACM} = V_{ICM} + \beta (V_{OCM} - V_{ICM})
$$
\n(17)

where V_{ICM} is the common-mode voltage of the input signal, that is

$$
V_{ICM} \equiv \frac{V_{IP} + V_{IN}}{2}
$$

For proper operation, the voltages at *VAN* and *VAP* must stay within their respective linear ranges.

Calculating Input Impedance

The input impedance of the circuit in [Figure 64](#page-22-4) depends on whether the amplifier is being driven by a single-ended or a differential signal source. For balanced differential input signals, the differential input impedance $(R_{IN, dm})$ is simply

$$
R_{\rm IN, dm} = 2R_G \tag{18}
$$

For a single-ended signal (for example, when V_{IN} is grounded and the input signal drives V_{IP}), the input impedance becomes

$$
R_{IN} = \frac{R_G}{1 - \frac{R_F}{2(R_G + R_F)}}\tag{19}
$$

Figure 65. AD8137 Driving AD7450A, 12-Bit ADC

The input impedance of a conventional inverting op amp configuration is simply R_G; however, it is higher in Equation 19 because a fraction of the differential output voltage appears at the summing junctions, V_{AN} and V_{AP} . This voltage partially bootstraps the voltage across the input resistor R_G, leading to the increased input resistance.

Input Common-Mode Swing Considerations

In some single-ended-to-differential applications, when using a single-supply voltage, attention must be paid to the swing of the input common-mode voltage, VACM.

Consider the case in Figure 65, where V_{IN} is 5 V p-p swinging about a baseline at ground and VREFB is connected to ground. The input signal to the [AD8137](http://www.analog.com/AD8137) is originating from a source with a very low output resistance.

The circuit has a differential gain of 1.0 and $\beta = 0.5$. V_{ICM} has an amplitude of 2.5 V p-p and is swinging about ground. Using the results in Equation 16, the common-mode voltage at the inputs of th[e AD8137,](http://www.analog.com/AD8137) V_{ACM} , is a 1.25 V p-p signal swinging about a baseline of 1.25 V. The maximum negative excursion of V_{ACM} in this case is 0.63 V, which exceeds the lower input common-mode voltage limit.

One way to avoid the input common-mode swing limitation is to bias V_{IN} and V_{REF} at midsupply. In this case, V_{IN} is 5 V p-p swinging about a baseline at 2.5 V, and V_{REF} is connected to a low-Z 2.5 V source. V_{ICM} now has an amplitude of 2.5 V p-p and is swinging about 2.5 V. Using the results in Equation 17, V_{ACM} is calculated to be equal to V_{ICM} because $V_{OCM} = V_{ICM}$. Therefore, V_{ICM} swings from 1.25 V to 3.75 V, which is well within the input common-mode voltage limits of the [AD8137.](http://www.analog.com/AD8137) Another benefit seen by this example is that because $V_{OCM} = V_{ACM} = V_{ICM}$, no wasted common-mode current flows. Figure 66 illustrates a way to provide the low-Z bias voltage. For situations that do not require a precise reference, a simple voltage divider suffices to develop the input voltage to the buffer.

Another way to avoid the input common-mode swing limitation is to use dual power supplies on the [AD8137.](http://www.analog.com/AD8137) In this case, the biasing circuitry is not required.

Bandwidth vs. Closed-Loop Gain

The 3 dB bandwidth of th[e AD8137](http://www.analog.com/AD8137) decreases proportionally to increasing closed-loop gain in the same way as a traditional voltage feedback operational amplifier. For closed-loop gains greater than 4, the bandwidth obtained for a specific gain can be estimated as

$$
f_{-3dB}, V_{O, dm} = \frac{R_G}{R_G + R_F} \times (72 \text{ MHz})
$$
 (20)

or equivalently, β(72 MHz).

This estimate assumes a minimum 90° phase margin for the amplifier loop, a condition approached for gains greater than 4. Lower gains show more bandwidth than predicted by the equation due to the peaking produced by the lower phase margin.

Estimating DC Errors

Primary differential output offset errors in the [AD8137](http://www.analog.com/AD8137) are due to three major components: the input offset voltage, the offset between the V_{AN} and V_{AP} input currents interacting with the feedback network resistances, and the offset produced by the dc voltage difference between the input and output commonmode voltages in conjunction with matching errors in the feedback network.

The first output error component is calculated as

$$
Vo_e 1 = V_{IO} \left(\frac{R_F + R_G}{R_G} \right), \text{ or equivalently as } V_{IO} / \beta \tag{21}
$$

where V_{IO} is the input offset voltage.

The second error is calculated as

$$
Vo_{\text{L}}e2 = I_{IO}\left(\frac{R_F + R_G}{R_G}\right)\left(\frac{R_G R_F}{R_F + R_G}\right) = I_{IO}(R_F)
$$
 (22)

where I_{IO} is defined as the offset between the two input bias currents.

The third error voltage is calculated as

$$
Vo_e3 = \Delta enr \times (V_{ICM} - V_{OCM})
$$
\n(23)

where Δ*enr* is the fractional mismatch between the two feedback resistors.

The total differential offset error is the sum of these three error sources.

Additional Impact of Mismatches in the Feedback Networks

The internal common-mode feedback network still forces the output voltages to remain balanced, even when the R_F/R_G feedback networks are mismatched. The mismatch, however, causes a gain error proportional to the feedback network mismatch.

Ratio-matching errors in the external resistors degrade the ability to reject common-mode signals at the V_{AN} and V_{IN} input terminals, similar to a four resistor, difference amplifier made from a conventional op amp. Ratio-matching errors also produce a differential output component that is equal to the V_{OCM} input voltage times the difference between the feedback factors (βs). In most applications using 1% resistors, this component amounts to a differential dc offset at the output that is small enough to be ignored.

Driving a Capacitive Load

A purely capacitive load reacts with the bondwire and pin inductance of the [AD8137,](http://www.analog.com/AD8137) resulting in high frequency ringing in the transient response and loss of phase margin. One way to minimize this effect is to place a small resistor in series with each output to buffer the load capacitance. The resistor and load capacitance forms a first-order, low-pass filter; therefore, the resistor value should be as small as possible. In some cases, the ADCs require small series resistors to be added on their inputs.

[Figure 37](#page-15-0) an[d Figure 40](#page-15-1) illustrate transient response vs. capacitive load and were generated using series resistors in each output and a differential capacitive load.

Layout Considerations

Standard high speed PCB layout practices should be adhered to when designing with th[e AD8137.](http://www.analog.com/AD8137) A solid ground plane is recommended and good wideband power supply decoupling networks should be placed as close as possible to the supply pins.

To minimize stray capacitance at the summing nodes, the copper in all layers under all traces and pads that connect to the summing nodes should be removed. Small amounts of stray summing-node capacitance cause peaking in the frequency response, and large amounts can cause instability. If some stray summing-node capacitance is unavoidable, its effects can be compensated for by placing small capacitors across the feedback resistors.

Terminating a Single-Ended Input

Controlled impedance interconnections are used in most high speed signal applications, and they require at least one line termination. In analog applications, a matched resistive termination is generally placed at the load end of the line. This section deals with how to properly terminate a single-ended input to th[e AD8137.](http://www.analog.com/AD8137)

The input resistance presented by the [AD8137](http://www.analog.com/AD8137) input circuitry is seen in parallel with the termination resistor, and its loading effect must be taken into account. The Thevenin equivalent circuit of the driver, its source resistance, and the termination resistance must all be included in the calculation as well. An exact solution to the problem requires solution of several simultaneous algebraic equations and is beyond the scope of this data sheet. An iterative solution is also possible and is easier, especially considering the fact that standard resistor values are generally used.

Data Sheet **AD8137**

Figure 67 shows the [AD8137](http://www.analog.com/AD8137) in a unity-gain configuration, and with the following discussion, provides a good example of how to provide a proper termination in a 50 Ω environment.

Figure 67. AD8137 with Terminated Input

The 52.3 Ω termination resistor, R_T, in parallel with the 1 k Ω input resistance of th[e AD8137](http://www.analog.com/AD8137) circuit, yields an overall input resistance of 50 Ω that is seen by the signal source. To have matched feedback loops, each loop must have the same RG if it has the same R_F. In the input (upper) loop, R_G is equal to the 1 k Ω resistor in series with the (+) input plus the parallel combination of R_T and the source resistance of 50 Ω . In the upper loop, R_G is therefore equal to 1.03 kΩ. The closest standard value is 1.02 kΩ and is used for RG in the lower loop.

Things become more complicated when it comes to determining the feedback resistor values. The amplitude of the signal source generator V_{IN} is two times the amplitude of its output signal when terminated in 50 Ω. Therefore, a 2 V p-p terminated amplitude is produced by a 4 V p-p amplitude from V_s . The Thevenin equivalent circuit of the signal source and R_T must be used when calculating the closed-loop gain because R_G in the upper loop is split between the 1 k Ω resistor and the Thevenin resistance looking back toward the source. The Thevenin voltage of the signal source is greater than the signal source output voltage when terminated in 50 Ω because R_T must always be greater than 50 Ω. In this case, R_T is 52.3 Ω and the Thevenin voltage and resistance are 2.04 V p-p and 25.6 $Ω$, respectively.

Now the upper input branch can be viewed as a 2.04 V p-p source in series with 1.03 kΩ. Because this is to be a unity-gain application, a 2 V p-p differential output is required, and R_F must therefore be 1.03 kΩ × (2/2.04) = 1.01 kΩ ≈ 1 kΩ.

This example shows that when R_F and R_G are large compared to R_T , the gain reduction produced by the increase in R_G is essentially cancelled by the increase in the Thevenin voltage caused by R_T being greater than the output resistance of the signal source. In general, as R_F and R_G become smaller in terminated applications, R_F needs to be increased to compensate for the increase in R_G.

When generating the typical performance characteristics data, the measurements were calibrated to take the effects of the terminations on closed-loop gain into account.

Power-Down

The [AD8137](http://www.analog.com/AD8137) features a \overline{PD} pin that can be used to minimize the quiescent current consumed when the device is not being used. PD is asserted by applying a low logic level to Pin 7. The threshold between high and low logic levels is nominally 1.1 V above the negative supply rail. Se[e Table 1](#page-2-1) t[o Table 3](#page-6-0) for the threshold limits.

The [AD8137](http://www.analog.com/AD8137) PD pin features an internal pull-up network that enables the amplifier for normal operation. Th[e AD8137](http://www.analog.com/AD8137) PD pin can be left floating (that is, no external connection is required) and does not require an external pull-up resistor to ensure normal on operation (see [Figure 68\)](#page-26-1).

Do not connect the \overline{PD} pin directly to V_{S+} in ± 5 V applications. This can cause the amplifier to draw excessive supply current (see [Figure 59\)](#page-19-0) and may induce oscillations and/or stability issues.

DRIVING AN ADC WITH GREATER THAN 12-BIT PERFORMANCE

Because the [AD8137](http://www.analog.com/AD8137) is suitable for 12-bit systems, it is desirable to measure the performance of the amplifier in a system with greater than 12-bit linearity. In particular, the effective number of bits (ENOB) is most interesting. Th[e AD7687,](http://www.analog.com/AD7687) 16-bit, 250 KSPS ADC performance makes it an ideal candidate for showcasing the 12-bit performance of th[e AD8137.](http://www.analog.com/AD8137)

For this application, the [AD8137](http://www.analog.com/AD8137) is set in a gain of 2 and driven single-ended through a 20 kHz band-pass filter, while the output is taken differentially to the input of the [AD7687](http://www.analog.com/AD7687) (see [Figure 69\)](#page-27-0). This circuit has mismatched R_G impedances and, therefore, has a dc offset at the differential output. It is included as a test circuit to illustrate the performance of the [AD8137.](http://www.analog.com/AD8137) Actual application circuits should have matched feedback networks.

For a[n AD7687](http://www.analog.com/AD7687) input range up to −1.82 dBFS, the [AD8137](http://www.analog.com/AD8137) power supply is a single 5 V applied to V_{S+} with V_{S-} tied to ground. To increase the [AD7687](http://www.analog.com/AD7687) input range to −0.45 dBFS, th[e AD8137](http://www.analog.com/AD8137) supplies are increased to +6 V and -1 V. In both cases, the V_{OCM} pin is biased with 2.5 V and the \overline{PD} pin is left floating. All voltage supplies are decoupled with 0.1 µF capacitors[. Figure 70](#page-27-0) and [Figure 71](#page-27-0) show the performance of the −1.82 dBFS setup and the −0.45 dBFS setup, respectively.

Figure 69. AD8137 Driving AD7687, 16-Bit 250 KSPS ADC

Figure 70. AD8137 Performance on Single 5 V Supply, −1.82 dBFS

Figure 71. AD8137 Performance on +6 V, −1 V Supplies, −0.45 dBFS

OUTLINE DIMENSIONS

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part; # denotes that RoHS part may be top or bottom marked.

 $2 W =$ Qualified for Automotive Applications.

AUTOMOTIVE PRODUCTS

The AD8137W models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review th[e Specifications](#page-2-0) section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

NOTES

NOTES

www.analog.com

©2004–2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D04771-0-7/12(E)

Rev. E | Page 32 of 32

ООО "ЛайфЭлектроникс" "LifeElectronics" LLC

ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 30101810900000000703 БИК 044030703

 Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

 Мы предлагаем:

- *Конкурентоспособные цены и скидки постоянным клиентам.*
- *Специальные условия для постоянных клиентов.*
- *Подбор аналогов.*
- *Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.*
- *Приемлемые сроки поставки, возможна ускоренная поставка.*
- *Доставку товара в любую точку России и стран СНГ.*
- *Комплексную поставку.*
- *Работу по проектам и поставку образцов.*
- *Формирование склада под заказчика.*
- *Сертификаты соответствия на поставляемую продукцию (по желанию клиента).*
- *Тестирование поставляемой продукции.*
- *Поставку компонентов, требующих военную и космическую приемку.*
- *Входной контроль качества.*
- *Наличие сертификата ISO.*

 В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- *Регистрацию проекта у производителя компонентов.*
- *Техническую поддержку проекта.*
- *Защиту от снятия компонента с производства.*
- *Оценку стоимости проекта по компонентам.*
- *Изготовление тестовой платы монтаж и пусконаладочные работы.*

 Tел: +7 (812) 336 43 04 (многоканальный) Email: org@lifeelectronics.ru

www[.lifeelectronics.ru](http://lifeelectronics.ru/)