


# PSoC<sup>®</sup> Programmable System-on-Chip™

#### **Features**

- Powerful Harvard-architecture processor
  - M8C processor speeds up to 24 MHz
  - Low power at high speed
  - □ Operating voltage: 2.4 V to 5.25 V
  - Operating voltages down to 1.0 V using on-chip switch mode pump (SMP)
  - □ Industrial temperature range: -40 °C to +85 °C
- Advanced peripherals (PSoC<sup>®</sup> blocks)
  - □ Four analog Type E PSoC blocks provide:
    - Two comparators with digital-to-analog converter (DAC) references
    - Single or dual 10-bit 28 channel analog-to-digital converters (ADC)
  - □ Four digital PSoC blocks provide:
    - 8- to 32-bit timers, counters, and pulse width modulators (PWMs)
    - Cyclical redundancy check (CRC) and pseudo random sequence (PRS) modules
    - Full-duplex universal asynchronous receiver transmitter (UART), serial peripheral interface (SPI) master or slave
    - Connectable to all general purpose I/O (GPIO) pins
  - Complex peripherals by combining blocks
- Flexible on-chip memory
  - □ 8 KB flash program storage 50,000 erase/write cycles
  - □ 512 bytes static random access memory (SRAM) data storage
  - □ In-system serial programming (ISSP)
  - □ Partial flash updates
  - □ Flexible protection modes
  - □ EEPROM emulation in flash
- Complete development tools
  - □ Free development software (PSoC Designer™)
  - □ Full-featured, in-circuit emulator (ICE) and programmer
  - □ Full-speed emulation
  - □ Complex breakpoint structure
  - □ 128-KB trace memory
- Precision, programmable clocking
  - □ Internal ±2.5% 24- / 48-MHz main oscillator [1]
  - □ Internal oscillator for watchdog and sleep
- Programmable pin configurations
  - □ 25-mA sink, 10-mA source on all GPIOs
  - □ Pull-up, pull-down, high Z, strong, or open-drain drive modes on all GPIOs

- □ Up to eight analog inputs on GPIOs
- □ Configurable interrupt on all GPIOs
- Versatile analog mux
  - Common internal analog bus
  - □ Simultaneous connection of I/O combinations
  - Capacitive sensing application capability
- Additional system resources
  - □ I<sup>2</sup>C [2] master, slave, and multi-master to 400 kHz
  - □ Watchdog and sleep timers
  - ☐ User-configurable low-voltage detection (LVD)
  - □ Integrated supervisory circuit
  - □ On-chip precision voltage reference

## **Logic Block Diagram**



Errata: For information on silicon errata, see "Errata" on page 49. Details include trigger conditions, devices affected, and proposed workaround.

#### Notes

1. Errata: The worst case IMO frequency deviation when operated below 0 °C and above +70 °C and within the upper and lower datasheet temperature range is ±5%.

2. Errata: The I<sup>2</sup>C block exhibits occasional data and bus corruption errors when the I<sup>2</sup>C master initiates transactions while the device is transitioning in to or out of sleep mode.

Cypress Semiconductor Corporation
Document Number: 38-12025 Rev. AG

San Jose, CA 95134-1709

408-943-2600



#### More Information

Cypress provides a wealth of data at <a href="https://www.cypress.com">www.cypress.com</a> to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article, How to Design with PSoC® 1, PowerPSoC®, and PLC – KBA88292. Following is an abbreviated list for PSoC 1:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC 5LP
- In addition, PSoC Designer includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 1 are:
  - ☐ Getting Started with PSoC® 1 AN75320
  - □ PSoC<sup>®</sup> 1 Getting Started with GPIO AN2094
- □ PSoC® 1 Analog Structure and Configuration AN74170
- □ PSoC® 1 Switched Capacitor Analog Blocks AN2041
- □ Selecting Analog Ground and Reference AN2219

**Note:** For CY8C21x34B devices related Application note please click here.

- Development Kits:
  - □ CY3210-PSoCEval1 supports all PSoC 1 Mixed-Signal Array families, including automotive, except CY8C25/26xxx devices. The kit includes an LCD module, potentiometer, LEDs, and breadboarding space.
  - CY3214-PSoCEvalUSB features a development board for the CY8C24x94 PSoC device. Special features of the board include USB and CapSense development and debugging support.

**Note:** For CY8C21x34B devices related Development Kits please click here.

The MiniProg1 and MiniProg3 devices provide interfaces for flash programming and debug.

#### **PSoC Designer**

PSoC Designer is a free Windows-based Integrated Design Environment (IDE). Develop your applications using a library of pre-characterized analog and digital peripherals in a drag-and-drop design environment. Then, customize your design leveraging the dynamically generated API libraries of code. Figure 1 shows PSoC Designer windows. **Note:** This is not the default view.

- 1. Global Resources all device hardware settings.
- Parameters the parameters of the currently selected User Modules.
- 3. **Pinout** information related to device pins.
- 4. **Chip-Level Editor** a diagram of the resources available on the selected chip.
- 5. Datasheet the datasheet for the currently selected UM
- User Modules all available User Modules for the selected device.
- Device Resource Meter device resource usage for the current project configuration.
- 8. **Workspace** a tree level diagram of files associated with the project.
- 9. Output output from project build and debug operations.

Note: For detailed information on PSoC Designer, go to PSoC® Designer > Help > Documentation > Designer Specific Documents > IDE User Guide.

Figure 1. PSoC Designer Layout



#### **Contents**

PSoC Functional Overview	4
The PSoC Core	4
The Digital System	4
The Analog System	5
Additional System Resources	5
PSoC Device Characteristics	6
Getting Started	6
Application Notes	
Development Kits	6
Training	
CYPros Consultants	6
Solutions Library	6
Technical Support	
Development Tools	7
PSoC Designer Software Subsystems	7
Designing with PSoC Designer	
Select User Modules	
Configure User Modules	
Organize and Connect	
Generate, Verify, and Debug	
Pin Information	
16-pin Part Pinout	
CY8C21234 16-pin SOIC Pin Definitions	
20-pin Part Pinout	. 10
CY8C21334 20-pin SSOP Pin Definitions	
28-pin Part Pinout	
CY8C21534 28-pin SSOP Pin Definitions	
32-pin Part Pinout	. 12
CY8C21434/CY8C21634	
32-pin QFN Pin Definitions	
56-pin Part Pinout	
CY8C21001 56-pin SSOP Pin Definitions	
Register Reference	
Register Conventions	
Register Mapping Tables	. 16

Absolute Maximum Ratings	19
Operating Temperature	19
Electrical Specifications	20
DC Electrical Characteristics	20
AC Electrical Characteristics	26
Packaging Information	34
Thermal Impedances	38
Solder Reflow Specifications	38
Development Tool Selection	39
Software	
Development Kits	39
Evaluation Tools	39
Device Programmers	40
Accessories (Emulation and Programming)	
Ordering Information	41
Ordering Code Definitions	
Acronyms	
Reference Documents	
Document Conventions	44
Units of Measure	
Numeric Conventions	
Glossary	
Errata	
Part Numbers Affected	
CY8C21234 Qualification Status	
CY8C21234 Errata Summary	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	55



#### **PSoC Functional Overview**

The PSoC family consists of many devices with on-chip controllers. These devices are designed to replace multiple traditional MCU-based system components with one low-cost single-chip programmable component. A PSoC device includes configurable blocks of analog and digital logic, and programmable interconnect. This architecture makes it possible for you to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast central processing unit (CPU), flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The PSoC architecture, shown in Figure 2, consists of four main areas: the core, the system resources, the digital system, and the analog system. Configurable global bus resources allow combining all of the device resources into a complete custom system. Each CY8C21x34 PSoC device includes four digital blocks and four analog blocks. Depending on the PSoC package, up to 28 GPIOs are also included. The GPIOs provide access to the global digital and analog interconnects.

#### The PSoC Core

The PSoC core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and internal main oscillator (IMO) and internal low speed oscillator (ILO). The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz  $^{\left[3\right]}$ . The M8C is a four-million instructions per second (MIPS) 8-bit Harvard-architecture microprocessor.

System resources provide these additional capabilities:

- Digital clocks for increased flexibility
- I<sup>2</sup>C [4] functionality to implement an I<sup>2</sup>C master and slave
- An internal voltage reference, multi-master, that provides an absolute value of 1.3 V to a number of PSoC subsystems
- A SMP that generates normal operating voltages from a single battery cell
- Various system resets supported by the M8C

The digital system consists of an array of digital PSoC blocks that may be configured into any number of digital peripherals. The digital blocks are connected to the GPIOs through a series of global buses. These buses can route any signal to any pin, freeing designs from the constraints of a fixed peripheral controller.

The analog system consists of four analog PSoC blocks, supporting comparators, and analog-to-digital conversion up to 10 bits of precision.

## **The Digital System**


The digital system consists of four digital PSoC blocks. Each block is an 8-bit resource that is used alone or combined with other blocks to form 8-, 16-, 24-, and 32-bit peripherals, which are called user modules. Digital peripheral configurations include:

- PWMs (8- to 32-bit)
- PWMs with dead band (8- to 32-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit)
- UART 8- with selectable parity
- Serial peripheral interface (SPI) master and slave
- I<sup>2</sup>C slave and multi-master [4]
- CRC/generator (8-bit)
- IrDA
- PRS generators (8-bit to 32-bit)

The digital blocks are connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows the optimum choice of system resources for your application. Family resources are shown in Table 1 on page 6.

Figure 2. Digital System Block Diagram



#### Notes

- 3. Errata: The worst case IMO frequency deviation when operated below 0 °C and above +70 °C and within the upper and lower datasheet temperature range is ±5%.
- 4. Errata: The I<sup>2</sup>C block exhibits occasional data and bus corruption errors when the I<sup>2</sup>C master initiates transactions while the device is transitioning in to or out of sleep mode.




#### The Analog System

The analog system consists of four configurable blocks that allow for the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the common PSoC analog functions for this device (most available as user modules) are:

- ADCs (single or dual, with 8-bit or 10-bit resolution)
- Pin-to-pin comparator
- Single-ended comparators (up to two) with absolute (1.3 V) reference or 8-bit DAC reference
- 1.3-V reference (as a system resource)

In most PSoC devices, analog blocks are provided in columns of three, which includes one continuous time (CT) and two switched capacitor (SC) blocks. The CY8C21x34 devices provide limited functionality Type E analog blocks. Each column contains one CT Type E block and one SC Type E block. Refer to the *PSoC Technical Reference Manual* for detailed information on the CY8C21x34's Type E analog blocks.

Figure 3. Analog System Block Diagram



#### The Analog Multiplexer System

The analog mux bus can connect to every GPIO pin. Pins may be connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with comparators and analog-to-digital converters. An additional 8:1 analog input multiplexer provides a second path to bring Port 0 pins to the analog array.

Switch-control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Track pad, finger sensing
- Chip-wide mux that allows analog input from any I/O pin
- Crosspoint connection between any I/O pin combinations

#### **Additional System Resources**

System resources, some of which are listed in the previous sections, provide additional capability useful to complete systems. Additional resources include a switch-mode pump, low-voltage detection, and power-on-reset (POR).

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks may be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- The I<sup>2</sup>C <sup>[5]</sup> module provides 100- and 400-kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- LVD interrupts can signal the application of falling voltage levels, while the advanced POR circuit eliminates the need for a system supervisor.
- An internal 1.3-V reference provides an absolute reference for the analog system, including ADCs and DACs.
- An integrated switch-mode pump generates normal operating voltages from a single 1.2-V battery cell, providing a low cost boost converter.
- Versatile analog multiplexer system.

#### Note

Document Number: 38-12025 Rev. AG Page 5 of 55

<sup>5.</sup> Errata:The I<sup>2</sup>C block exhibits occasional data and bus corruption errors when the I2C master initiates transactions while the device is transitioning in to or out of sleep mode.

#### **PSoC Device Characteristics**

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 4 analog blocks. Table 1 lists the resources available for specific PSoC device groups. The PSoC device covered by this datasheet is highlighted in Table 1.

Table 1. PSoC Device Characteristics

PSoC Part Number	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size
CY8C29x66	up to 64	4	16	up to 12	4	4	12	2 K	32 K
CY8C28xxx	up to 44	up to 3	up to 12	up to 44	up to 4	up to 6	up to 12 + 4 <sup>[6]</sup>	1 K	16 K
CY8C27x43	up to 44	2	8	up to 12	4	4	12	256	16 K
CY8C24x94	up to 56	1	4	up to 48	2	2	6	1 K	16 K
CY8C24x23A	up to 24	1	4	up to 12	2	2	6	256	4 K
CY8C23x33	up to 26	1	4	up to 12	2	2	4	256	8 K
CY8C22x45	up to 38	2	8	up to 38	0	4	6 <sup>[6]</sup>	1 K	16 K
CY8C21x45	up to 24	1	4	up to 24	0	4	6 <sup>[6]</sup>	512	8 K
CY8C21x34	up to 28	1	4	up to 28	0	2	4 <sup>[6]</sup>	512	8 K
CY8C21x23	up to 16	1	4	up to 8	0	2	4 <sup>[6]</sup>	256	4 K
CY8C20x34	up to 28	0	0	up to 28	0	0	3 <sup>[6,7]</sup>	512	8 K
CY8C20xx6	up to 36	0	0	up to 36	0	0	3 <sup>[6,7]</sup>	up to 2 K	up to 32 K

#### **Getting Started**

For in-depth information, along with detailed programming details, see the  $PSoC^{\textcircled{@}}$  Technical Reference Manual.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web.

#### Application Notes

Cypress application notes are an excellent introduction to the wide variety of possible PSoC designs.

#### **Development Kits**

PSoC Development Kits are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

#### **Training**

Free PSoC technical training (on demand, webinars, and workshops), which is available online via www.cypress.com,

covers a wide variety of topics and skill levels to assist you in your designs.

#### **CYPros Consultants**

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the CYPros Consultants web site.

#### **Solutions Library**

Visit our growing library of solution focused designs. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

#### **Technical Support**

Technical support – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.

#### Notes

- 6. Limited analog functionality.
- 7. Two analog blocks and one CapSense®.

Document Number: 38-12025 Rev. AG



#### **Development Tools**

PSoC Designer™ is the revolutionary integrated design environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
  - □ Hardware and software I<sup>2</sup>C [8] slaves and masters
  - □ Full-speed USB 2.0
  - □ Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

#### **PSoC Designer Software Subsystems**

#### Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are ADCs, DACs, amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this allows you to use more than 100 percent of PSoC's resources for an application.

#### Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

**Assemblers**. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and are linked with other software modules to get absolute addressing.

**C Language Compilers**. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows you to create a trace buffer of registers and memory locations of interest.

#### Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an online support Forum to aid the designer.

#### In-Circuit Emulator

A low-cost, high-functionality in-circuit emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.

#### Note

Document Number: 38-12025 Rev. AG Page 7 of 55

<sup>8.</sup> Errata:The I<sup>2</sup>C block exhibits occasional data and bus corruption errors when the I<sup>2</sup>C master initiates transactions while the device is transitioning in to or out of sleep mode.



#### **Designing with PSoC Designer**

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is summarized in four steps:

- 1. Select User Modules.
- 2. Configure User Modules.
- 3. Organize and Connect.
- 4. Generate, Verify, and Debug.

#### **Select User Modules**

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

#### **Configure User Modules**

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance

specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

#### **Organize and Connect**

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

#### Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run-time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in either C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events. These include monitoring address and data bus values, memory locations, and external signals.




#### Pin Information

The CY8C21x34 PSoC device is available in a variety of packages which are listed in the following tables. Every port pin (labeled with a "P") is capable of Digital I/O and connection to the common analog bus. However,  $V_{SS}$ ,  $V_{DD}$ , SMP, and XRES are not capable of Digital I/O.

#### **16-pin Part Pinout**

Figure 4. CY8C21234 16-pin PSoC Device



#### CY8C21234 16-pin SOIC Pin Definitions

Pin No.	Туре		Name	Description
FIII NO.	Digital	Analog	Name	Description
1	I/O	I, M	P0[7]	Analog column mux input
2	I/O	I, M	P0[5]	Analog column mux input
3	I/O	I, M	P0[3]	Analog column mux input, integrating input
4	I/O	I, M	P0[1]	Analog column mux input, integrating input
5	Power		SMP	Switch-mode pump (SMP) connection to required external components
6	Power		V <sub>SS</sub>	Ground connection [9]
7	I/O M P		P1[1]	I <sup>2</sup> C serial clock (SCL), ISSP-SCLK <sup>[10]</sup>
8	Power		V <sub>SS</sub>	Ground connection [9]
9	I/O	M	P1[0]	I <sup>2</sup> C serial data (SDA), ISSP-SDATA <sup>[10]</sup>
10	I/O	M	P1[2]	
11	I/O	М	P1[4]	Optional external clock input (EXTCLK)
12	I/O	I, M	P0[0]	Analog column mux input
13	I/O	I, M	P0[2]	Analog column mux input
14	I/O	I, M	P0[4]	Analog column mux input
15	I/O	I, M	P0[6]	Analog column mux input
16	Power		$V_{DD}$	Supply voltage

**LEGEND** A = Analog, I = Input, O = Output, and M = Analog Mux Input.

#### Notes


Document Number: 38-12025 Rev. AG

<sup>9.</sup> All  $V_{SS}$  pins should be brought out to one common GND plane.

<sup>10.</sup> These are the ISSP pins, which are not High Z at POR. See the PSoC Technical Reference Manual for details.



Figure 5. CY8C21334 20-pin PSoC Device



#### CY8C21334 20-pin SSOP Pin Definitions

Dia Na		Туре		Description
Pin No.	Digital	Analog	Name	Description
1	I/O	I, M	P0[7]	Analog column mux input
2	I/O	I, M	P0[5]	Analog column mux input
3	I/O	I, M	P0[3]	Analog column mux input, integrating input
4	I/O	I, M	P0[1]	Analog column mux input, integrating input
5	Power		$V_{SS}$	Ground connection [11]
6	I/O	М	P1[7]	I <sup>2</sup> C SCL
7	I/O	М	P1[5]	I <sup>2</sup> C SDA
8	I/O	М	P1[3]	
9	I/O	М	P1[1]	I <sup>2</sup> C SCL, ISSP-SCLK <sup>[12]</sup>
10	Power		$V_{SS}$	Ground connection [11]
11	I/O	М	P1[0]	I <sup>2</sup> C SDA, ISSP-SDATA <sup>[12]</sup>
12	I/O	М	P1[2]	
13	I/O	М	P1[4]	Optional external clock input (EXTCLK)
14	I/O	М	P1[6]	
15	Input		XRES	Active high external reset with internal pull-down
16	I/O	I, M	P0[0]	Analog column mux input
17	I/O	I, M	P0[2]	Analog column mux input
18	I/O	I, M	P0[4]	Analog column mux input
19	I/O	I, M	P0[6]	Analog column mux input
20	Power		$V_{DD}$	Supply voltage

 $\textbf{LEGEND} \ \ A = Analog, \ I = Input, \ O = Output, \ and \ M = Analog \ Mux \ Input.$ 

#### Notes


Document Number: 38-12025 Rev. AG

<sup>11.</sup> All V<sub>SS</sub> pins should be brought out to one common GND plane.

<sup>12.</sup> These are the ISSP pins, which are not High Z at POR. See the PSoC Technical Reference Manual for details.



Figure 6. CY8C21534 28-pin PSoC Device



#### CY8C21534 28-pin SSOP Pin Definitions

Pin No.	Туре		Name	Description		
FIII NO.	Digital	Analog	Name	Description		
1	I/O	I, M	P0[7]	Analog column mux input		
2	I/O	I, M	P0[5]	Analog column mux input and column output		
3	I/O	I, M	P0[3]	Analog column mux input and column output, integrating input		
4	I/O	I, M	P0[1]	Analog column mux input, integrating input		
5	I/O	M	P2[7]			
6	I/O	M	P2[5]			
7	I/O	I, M	P2[3]	Direct switched capacitor block input		
8	I/O	I, M	P2[1]	Direct switched capacitor block input		
9	Power		V <sub>SS</sub>	Ground connection [13]		
10	I/O	M	P1[7]	I <sup>2</sup> C SCL		
11	I/O	M	P1[5]	I <sup>2</sup> C SDA		
12	I/O	M	P1[3]			
13	I/O M		$I/O$ M $P1[1]$ $I^2C$ SCL, ISSP-SCLK $^{[14]}$		P1[1]	I <sup>2</sup> C SCL, ISSP-SCLK <sup>[14]</sup>
14	Power		V <sub>SS</sub>	Ground connection [13]		
15	I/O	M	P1[0]	I <sup>2</sup> C SDA, ISSP-SDATA <sup>[14]</sup>		
16	I/O	M	P1[2]			
17	I/O	M	P1[4]	Optional external clock input (EXTCLK)		
18	I/O	M	P1[6]			
19	Input		XRES	Active high external reset with internal pull-down		
20	I/O	I, M	P2[0]	Direct switched capacitor block input		
21	I/O	I, M	P2[2]	Direct switched capacitor block input		
22	I/O	M	P2[4]			
23	I/O	M	P2[6]			
24	I/O	I, M	P0[0]	Analog column mux input		
25	I/O	I, M	P0[2]	Analog column mux input		
26	I/O	I, M	P0[4]	Analog column mux input		
27	I/O	I, M	P0[6]	Analog column mux input		
28	Power		$V_{DD}$	Supply voltage		

**LEGEND** A: Analog, I: Input, O = Output, and M = Analog Mux Input.

#### Notes

All V<sub>SS</sub> pins should be brought out to one common GND plane.
 These are the ISSP pins, which are not high Z at POR. See the PSoC Technical Reference Manual for details.



Figure 7. CY8C21434 32-pin PSoC Device




Figure 7. CY8C21634 32-pin PSoC Device





Figure 8. CY8C21434 32-pin Sawn PSoC Device Sawn

Figure 9. CY8C21634 32-pin Sawn PSoC Device Sawn





#### CY8C21434/CY8C21634 32-pin QFN Pin Definitions

Pin No. [15]	7	Гуре	Name	Description					
Pin No. 1793	Digital	Analog	Name	Description					
1	I/O	I, M	P0[1]	Analog column mux input, integrating input					
2	I/O	М	P2[7]						
3	I/O	М	P2[5]						
4	I/O	М	P2[3]						
5	I/O	М	P2[1]						
6	I/O	М	P3[3]	In CY8C21434 part					
6	Power	•	SMP	SMP connection to required external components in CY8C21634 part					
7	I/O	M	P3[1]	In CY8C21434 part					
7	Power	•	V <sub>SS</sub>	Ground connection in CY8C21634 part [16]					
8	I/O	М	P1[7]	I <sup>2</sup> C SCL					
9	I/O	М	P1[5]	I <sup>2</sup> C SDA					
10	I/O	М	P1[3]						
11	I/O	М	P1[1]	I <sup>2</sup> C SCL, ISSP-SCLK <sup>[17]</sup>					
12	Power		V <sub>SS</sub>	Ground connection [16]					
13	I/O	M	P1[0]	I <sup>2</sup> C SDA, ISSP-SDATA <sup>[17]</sup>					
14	I/O	М	P1[2]						
15	I/O	М	P1[4]	Optional external clock input (EXTCLK)					
16	I/O	М	P1[6]						
17	Input		XRES	Active high external reset with internal pull-down					
18	I/O	М	P3[0]						
19	I/O	М	P3[2]						
20	I/O	М	P2[0]						
21	I/O	М	P2[2]						
22	I/O	М	P2[4]						
23	I/O	М	P2[6]						
24	I/O	I, M	P0[0]	Analog column mux input					
25	I/O	I, M	P0[2]	Analog column mux input					
26	I/O	I, M	P0[4]	Analog column mux input					
27	I/O	I, M	P0[6]	Analog column mux input					
28	Power		$V_{DD}$	Supply voltage					
29	I/O	I, M	P0[7]	Analog column mux input					
30	I/O	I, M	P0[5]	Analog column mux input					
31	I/O	I, M	P0[3]	Analog column mux input, integrating input					
32	Power		V <sub>SS</sub>	Ground connection [16]					

 $\textbf{LEGEND} \ \ A = Analog, \ I = Input, \ O = Output, \ and \ M = Analog \ Mux \ Input.$ 

#### Notes

Document Number: 38-12025 Rev. AG Page 13 of 55

<sup>15.</sup> The center pad on the QFN package must be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
16. All V<sub>SS</sub> pins should be brought out to one common GND plane.
17. These are the ISSP pins, which are not high Z at POR. See the PSoC Technical Reference Manual for details.



The 56-pin SSOP part is for the CY8C21001 on-chip debug (OCD) PSoC device.

**Note** This part is only used for in-circuit debugging. It is NOT available for production.

56 Vss AI, P0[7] 2 55 AI, P0[5] 54 53 AI, P0[3] AI, P0[1] 52 P2[7] 51 P2[5] 50 P2[5] = P2[3] = P2[1] = NC = 49 48 9 10 47 NC = 11 46 45 13 44 OCDE -43 14 SSOP OCDO = 15 SMP = 16 42 41 Vss 🗖 Vss | Vss | P3[3] | P3[1] | NC | Vss | P3[3] | P3[1] | 17 40 39 38 37 18 19 20 36 21 35 34 22 23 33 32 25 P1[3] = 26 SCLK, I2C SCL, P1[1] = 27 Vss = 28 31 30 29

Figure 10. CY8C21001 56-pin PSoC Device

#### CY8C21001 56-pin SSOP Pin Definitions

Pin No.	Туре		Pin Name	Passarintian
PIII NO.	Digital	Analog	- Fin Name	Description
1	Power	•	$V_{SS}$	Ground connection [18]
2	I/O	I	P0[7]	Analog column mux input
3	I/O	I	P0[5]	Analog column mux input and column output
4	I/O	I	P0[3]	Analog column mux input and column output
5	I/O	I	P0[1]	Analog column mux input
6	I/O		P2[7]	
7	I/O		P2[5]	
8	I/O	I	P2[3]	Direct switched capacitor block input
9	I/O	I	P2[1]	Direct switched capacitor block input
10		•	NC	No connection. Pin must be left floating
11			NC	No connection. Pin must be left floating
12			NC	No connection. Pin must be left floating
13			NC	No connection. Pin must be left floating
14	OCD		OCDE	OCD even data I/O
15	OCD		OCDO	OCD odd data output
16	Power	•	SMP	SMP connection to required external components
17	Power		$V_{SS}$	Ground connection [18]
18	Power		$V_{SS}$	Ground connection [18]
19	I/O		P3[3]	

Document Number: 38-12025 Rev. AG



### CY8C21001 56-pin SSOP Pin Definitions (continued)

	Type		l	
Pin No.	Digital Analog		Pin Name	Description
20	I/O		P3[1]	
21			NC	No connection. Pin must be left floating
22			NC	No connection. Pin must be left floating
23	I/O		P1[7]	I <sup>2</sup> C SCL
24	I/O		P1[5]	I <sup>2</sup> C SDA
25			NC	No connection. Pin must be left floating
26	I/O		P1[3]	I <sub>FMTEST</sub>
27	I/O		P1[1]	I <sup>2</sup> C SCL, ISSP-SCLK <sup>[19]</sup>
28	Power		V <sub>SS</sub>	Ground connection [18]
29			NC	No connection. Pin must be left floating
30			NC	No connection. Pin must be left floating
31	I/O		P1[0]	I <sup>2</sup> C SDA, ISSP-SDATA <sup>[19]</sup>
32	I/O		P1[2]	V <sub>FMTEST</sub>
33	I/O		P1[4]	Optional external clock input (EXTCLK)
34	I/O		P1[6]	
35		•	NC	No connection. Pin must be left floating
36			NC	No connection. Pin must be left floating
37			NC	No connection. Pin must be left floating
38			NC	No connection. Pin must be left floating
39			NC	No connection. Pin must be left floating
40			NC	No connection. Pin must be left floating
41	Input		XRES	Active high external reset with internal pull-down
42	OCD		HCLK	OCD high-speed clock output
43	OCD		CCLK	OCD CPU clock output
44	I/O		P3[0]	
45	I/O		P3[2]	
46			NC	No connection. Pin must be left floating
47			NC	No connection. Pin must be left floating
48	I/O	I	P2[0]	
49	I/O	I	P2[2]	
50	I/O		P2[4]	
51	I/O		P2[6]	
52	I/O	I	P0[0]	Analog column mux input
53	I/O	I	P0[2]	Analog column mux input and column output
54	I/O	I	P0[4]	Analog column mux input and column output
55	I/O	I	P0[6]	Analog column mux input
56	Power		$V_{DD}$	Supply voltage

 $\textbf{LEGEND} \hbox{: A = Analog, I = Input, O = Output, and OCD = On-Chip Debug.}$ 

#### Notes

Document Number: 38-12025 Rev. AG Page 15 of 55

<sup>18.</sup> All V<sub>SS</sub> pins should be brought out to one common GND plane.

19. These are the ISSP pins, which are not High Z at POR. See the *PSoC Technical Reference Manual* for details.



## **Register Reference**

This chapter lists the registers of the CY8C21x34 PSoC device. For detailed register information, see the *PSoC Technical Reference Manual*.

#### **Register Conventions**

The register conventions specific to this section are listed in Table 2.

**Table 2. Register Conventions** 

Convention	Description
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

### **Register Mapping Tables**

The PSoC device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks, Bank 0 and Bank 1. The XOI bit in the Flag register (CPU\_F) determines which bank the user is currently in. When the XOI bit is set to 1, the user is in Bank 1.

Note In the following register mapping tables, blank fields are reserved and must not be accessed.

Document Number: 38-12025 Rev. AG Page 16 of 55

Table 3. Register Map 0 Table: User Space

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
PRT0DR	00	RW		40		ASE10CR0	80	RW		C0	
PRT0IE	01	RW		41			81			C1	
PRT0GS	02	RW		42			82			C2	1
PRT0DM2	03	RW		43			83			C3	
PRT1DR	04	RW		44		ASE11CR0	84	RW		C4	+
PRT1IE	05	RW		45			85			C5	+
PRT1GS	06	RW		46			86			C6	-
PRT1DM2											
	07	RW		47			87			C7	
PRT2DR	08	RW		48			88			C8	
PRT2IE	09	RW		49			89			C9	
PRT2GS	0A	RW		4A			8A			CA	
PRT2DM2	0B	RW		4B			8B			СВ	1
PRT3DR	0C	RW		4C			8C			CC	
PRT3IE	0D	RW		4D			8D			CD	+
PRT3GS	0E	RW		4E			8E			CE	+
PRT3DM2	0F	RW		4F			8F			CF	+
T IXTODIVIZ		IXVV							CLID DD	D0	DW
	10			50			90		CUR_PP	_	RW
	11			51			91		STK_PP	D1	RW
	12			52			92			D2	
	13			53			93		IDX_PP	D3	RW
	14			54			94		MVR_PP	D4	RW
	15			55			95		MVW_PP	D5	RW
	16			56			96		I2C_CFG	D6	RW
	17			57			97		I2C_SCR	D7	#
										D8	
	18			58			98		I2C_DR		RW
	19			59			99		I2C_MSCR	D9	#
	1A			5A			9A		INT_CLR0	DA	RW
	1B			5B			9B		INT_CLR1	DB	RW
	1C			5C			9C			DC	
	1D			5D			9D		INT_CLR3	DD	RW
	1E			5E			9E		INT_MSK3	DE	RW
	1F			5F			9F			DF	+
DBB00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK0	E0	RW
DBB00DR1	21	W	AMUXCFG	61	RW		A1		INT_MSK1	E1	RW
DBB00DR2	22	RW	PWM_CR	62	RW		A2		INT_VC	E2	RC
DBB00CR0	23	#		63			A3		RES_WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4			E4	1
DBB01DR1	25	W		65			A5			E5	1
DBB01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0	E6	RW
DBB01CR0	27	#		67			A7		DEC_CR1	E7	RW
DCB02DR0	28	#	ADC0_CR	68	#		A8		DEG_GITT	E8	
DCB02DR1	29	W	ADC1_CR	69	#		A9			E9	
DCB02DR2	2A	RW		6A			AA			EA	
DCB02CR0	2B	#		6B			AB			EB	
DCB03DR0	2C	#	TMP_DR0	6C	RW		AC			EC	
DCB03DR1	2D	W	TMP_DR1	6D	RW		AD			ED	1
DCB03DR2	2E	RW	TMP_DR2	6E	RW		AE			EE	<b>†</b>
DCB03CR0	2F	#	TMP_DR3	6F	RW		AF	-		EF	+
	30	<del> </del>		70	1	RDI0RI	B0	RW	•	F0	+
	31				-	RDIOSYN					+
			ACE00051	71	DW		B1	RW		F1	
	32		ACE00CR1	72	RW	RDI0IS	B2	RW	<u> </u>	F2	
	33		ACE00CR2	73	RW	RDI0LT0	B3	RW		F3	
	34			74		RDI0LT1	B4	RW		F4	
	35			75		RDI0RO0	B5	RW		F5	
	36		ACE01CR1	76	RW	RDI0RO1	B6	RW		F6	<b>†</b>
	37		ACE01CR2	77	RW		B7		CPU_F	F7	RL
	38			78	+		B8			F8	+
	39			79	-		B9	-		F9	+
											<b>↓</b>
	3A			7A			BA			FA	
	3B			7B			BB	1		FB	
	3C			7C			BC			FC	
	3D			7D			BD		DAC_D	FD	RW
	3E	-		7E	<del>                                     </del>		BE	1	CPU_SCR1	FE	#
	3F		-	7F	<b></b>		BF	-	CPU_SCR0	FF	#
				1	1		۱ ت.	i	51 J_55110	1 * *	"

Blank fields are reserved and must not be accessed.

Table 4. Register Map 1 Table: Configuration Space

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW	110	40	7100000	ASE10CR0	80	RW	1100	CO	7100000
PRT0DM1	01	RW		41			81			C1	
PRT0IC0	02	RW		42			82			C2	
PRT0IC1	03	RW		43			83			C3	
PRT1DM0	04	RW		44		ASE11CR0	84	RW		C4	
PRT1DM1	05	RW		45			85			C5	
PRT1IC0	06	RW		46			86			C6	
PRT1IC1	07	RW		47			87			C7	
PRT2DM0	08	RW		48			88			C8	
PRT2DM1	09	RW		49			89			C9	
PRT2IC0	0A	RW		4A			8A			CA	
PRT2IC1	0B	RW		4B			8B			СВ	
PRT3DM0	OC OC	RW		4C			8C			CC	
PRT3DM1	0D	RW		4D			8D			CD	
PRT3IC0	0E	RW		4E			8E			CE	
PRT3IC1	0F	RW		4F			8F			CF	
PRISICI	10	KVV							GDI_O_IN	D0	RW
	11			50			90			D1	
									GDI_E_IN		RW
	12			52			92		GDI_O_OU	D2	RW
	13			53			93		GDI_E_OU	D3	RW
	14			54			94			D4	
	15			55			95			D5	-
	16			56			96			D6	
	17			57			97			D7	
	18			58			98		MUX_CR0	D8	RW
	19			59			99		MUX_CR1	D9	RW
	1A			5A			9A		MUX_CR2	DA	RW
	1B			5B			9B		MUX_CR3	DB	RW
	1C			5C			9C			DC	
	1D			5D			9D		OSC_GO_EN	DD	RW
	1E			5E			9E		OSC_CR4	DE	RW
	1F			5F			9F		OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
	23		AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW	CMP_GO_EN	64	RW		A4		VLT_CMP	E4	R
DBB01IN	25	RW		65			A5		ADC0_TR	E5	RW
DBB01OU	26	RW	AMD_CR1	66	RW		A6		ADC1_TR	E6	RW
	27		ALT_CR0	67	RW		A7			E7	
DCB02FN	28	RW		68			A8		IMO_TR	E8	W
DCB02IN	29	RW		69			A9		ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA		BDG_TR	EA	RW
	2B		CLK_CR3	6B	RW		AB		ECO_TR	EB	W
DCB03FN	2C	RW	TMP_DR0	6C	RW		AC			EC	
DCB03IN	2D	RW	TMP_DR1	6D	RW		AD			ED	
DCB03OU	2E	RW	TMP_DR2	6E	RW		AE			EE	
	2F		TMP_DR3	6F	RW		AF			EF	
	30			70		RDI0RI	B0	RW		F0	
	31			71		RDI0SYN	B1	RW		F1	
	32		ACE00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACE00CR2	73	RW	RDI0LT0	B3	RW		F3	
	34			74		RDI0LT1	B4	RW		F4	
	35	1		75		RDI0RO0	B5	RW		F5	1
	36		ACE01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACE01CR2	77	RW		B7		CPU_F	F7	RL
	38		1	78			B8		_	F8	
	39			79			B9			F9	
	3A			7A			BA		FLS_PR1	FA	RW
	3B			7B			BB		. 20	FB	····
	3C			7C			BC			FC	<del>                                     </del>
	3D		1	7D			BD		DAC_CR	FD	RW
	3E		1	7E			BE		CPU_SCR1	FE	#
	3F			7F			BF		CPU_SCR0	FF	#
	served and mus	1		171		# Access is hit she		l	01 0_00N0	111	TT .

Blank fields are reserved and must not be accessed.

# Access is bit specific.



## **Absolute Maximum Ratings**

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>STG</sub>	Storage temperature	-55	25	+100	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 65 °C degrade reliability.
T <sub>BAKETEMP</sub>	Bake temperature	_	125	See package label	°C	
t <sub>BAKETIME</sub>	Bake time	See package label	-	72	Hours	
T <sub>A</sub>	Ambient temperature with power applied	-40	_	+85	°C	
$V_{DD}$	Supply voltage on V <sub>DD</sub> relative to V <sub>SS</sub>	-0.5	_	+6.0	V	
V <sub>IO</sub>	DC input voltage	$V_{SS} - 0.5$	_	V <sub>DD</sub> + 0.5	V	
$V_{IOZ}$	DC voltage applied to tri-state	$V_{SS} - 0.5$	_	V <sub>DD</sub> + 0.5	V	
I <sub>MIO</sub>	Maximum current into any port pin	-25	_	+50	mA	
ESD	Electrostatic discharge voltage	2000	_	_	V	Human body model ESD.
LU	Latch-up current	_	Ė	200	mA	

## **Operating Temperature**

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>A</sub>	Ambient temperature	-40	_	+85	°C	
TJ	Junction temperature	-40	_	+100	ů	The temperature rise from ambient to junction is package specific. See Table 29 on page 38. You must limit the power consumption to comply with this requirement.

Document Number: 38-12025 Rev. AG Page 19 of 55



### **Electrical Specifications**

This section presents the DC and AC electrical specifications of the CY8C21x34 PSoC device. For up-to-date electrical specifications, visit the Cypress web site at http://www.cypress.com.

Specifications are valid for  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$  and  $T_{.1} \le 100~^{\circ}\text{C}$  as specified, except where noted.

Refer to Table 16 on page 26 for the electrical specifications for the IMO using SLIMO mode.

Figure 11. Voltage versus CPU Frequency





Figure 14. IMO Frequency Trim Options



#### **DC Electrical Characteristics**

DC Chip-Level Specifications

Table 5 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85~^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85~^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 5. DC Chip-level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
$V_{DD}$	Supply voltage	2.40	_	5.25	V	See Table 13 on page 24
I <sub>DD</sub>	Supply current, IMO = 24 MHz	-	3	4	mA	Conditions are $V_{DD}$ = 5.0 V, $T_A$ = 25 °C, CPU = 3 MHz, 48 MHz disabled. VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.366 kHz
I <sub>DD3</sub>	Supply current, IMO = 6 MHz using SLIMO mode.	-	1.2	2	mA	Conditions are $V_{DD}$ = 3.3 V, $T_A$ = 25 °C, CPU = 3 MHz, clock doubler disabled. VC1 = 375 kHz, VC2 = 23.4 kHz, VC3 = 0.091 kHz
I <sub>DD27</sub>	Supply current, IMO = 6 MHz using SLIMO mode.	-	1.1	1.5	mA	Conditions are $V_{DD}$ = 2.55 V, $T_A$ = 25 °C, CPU = 3 MHz, clock doubler disabled. VC1 = 375 kHz, VC2 = 23.4 kHz, VC3 = 0.091 kHz
I <sub>SB27</sub>	Sleep (mode) current with POR, LVD, sleep timer, WDT, and internal slow oscillator active. Mid temperature range.	-	2.6	4	□µA	$V_{DD} = 2.55 \text{ V}, 0 \text{ °C} \le T_A \le 40 \text{ °C}$
I <sub>SB</sub>	Sleep (mode) current with POR, LVD, Sleep Timer, WDT, and internal slow oscillator active.	-	2.8	5	μA	$V_{DD} = 3.3 \text{ V}, -40 \text{ °C} \le T_A \le 85 \text{ °C}$
$V_{REF}$	Reference voltage (Bandgap)	1.28	1.30	1.32	V	Trimmed for appropriate $V_{DD}$ $V_{DD} = 3.0 \text{ V}$ to 5.25 V
V <sub>REF27</sub>	Reference voltage (Bandgap)	1.16	1.30	1.33	V	Trimmed for appropriate $V_{DD}$ $V_{DD} = 2.4 \text{ V to } 3.0 \text{ V}$
AGND	Analog ground	$V_{REF} - 0.003$	$V_{REF}$	$V_{REF} + 0.003$	V	

Document Number: 38-12025 Rev. AG

#### DC General-Purpose I/O Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 2.4 V to 3.0 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at 25 °C and are for design guidance only.

Table 6. 5-V and 3.3-V DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>PU</sub>	Pull-up resistor	4	5.6	8	kΩ	
R <sub>PD</sub>	Pull-down resistor	4	5.6	8	kΩ	
V <sub>OH</sub>	High output level	V <sub>DD</sub> – 1.0	_	-	V	I <sub>OH</sub> = 10 mA, V <sub>DD</sub> = 4.75 to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])
V <sub>OL</sub>	Low output level	-	-	0.75	V	I <sub>OL</sub> = 25 mA, V <sub>DD</sub> = 4.75 to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5]))
I <sub>OH</sub>	High level source current	10	_	-	mA	$V_{OH} = V_{DD} - 1.0 \text{ V}$ , see the limitations of the total current in the note for $V_{OH}$
I <sub>OL</sub>	Low level sink current	25	_	-	mA	$V_{OL}$ = 0.75 V, see the limitations of the total current in the note for $V_{OL}$
$V_{IL}$	Input low level	_	_	0.8	V	V <sub>DD</sub> = 3.0 to 5.25
$V_{IH}$	Input high level	2.1	_		V	V <sub>DD</sub> = 3.0 to 5.25
$V_{H}$	Input hysteresis	-	60	_	mV	
I <sub>IL</sub>	Input leakage (absolute value)	_	1	_	nA	Gross tested to 1 μA
C <sub>IN</sub>	Capacitive load on pins as input	_	3.5	10	pF	Package and pin dependent Temp = 25 °C
C <sub>OUT</sub>	Capacitive load on pins as output	_	3.5	10	pF	Package and pin dependent Temp = 25 °C

#### Table 7. 2.7-V DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>PU</sub>	Pull-up resistor	4	5.6	8	kΩ	
R <sub>PD</sub>	Pull-down resistor	4	5.6	8	kΩ	
V <sub>OH</sub>	High output level	V <sub>DD</sub> - 0.4	_	_	V	$I_{OH}$ = 2.5 mA (6.25 Typ), $V_{DD}$ = 2.4 to 3.0 V (16 mA maximum, 50 mA Typ combined $I_{OH}$ budget)
V <sub>OL</sub>	Low output level	-	-	0.75	V	I <sub>OL</sub> = 10 mA, V <sub>DD</sub> = 2.4 to 3.0 V (90 mA maximum combined I <sub>OL</sub> budget)
I <sub>OH</sub>	High level source current	2.5	-	_	mA	$V_{OH} = V_{DD} - 0.4 \text{ V}$ , see the limitations of the total current in the note for $V_{OH}$
I <sub>OL</sub>	Low level sink current	10	-	-	mA	$V_{OL}$ = 0.75 V, see the limitations of the total current in the note for $V_{OL}$
V <sub>IL</sub>	Input low level	-	_	0.75	V	V <sub>DD</sub> = 2.4 to 3.0
V <sub>IH</sub>	Input high level	2.0	_	_	V	V <sub>DD</sub> = 2.4 to 3.0
V <sub>H</sub>	Input hysteresis	-	90	_	mV	
I <sub>IL</sub>	Input leakage (absolute value)	-	1	_	nA	Gross tested to 1 µA
C <sub>IN</sub>	Capacitive load on pins as input	-	3.5	10	pF	Package and pin dependent Temp = 25 °C
C <sub>OUT</sub>	Capacitive load on pins as output	-	3.5	10	pF	Package and pin dependent Temp = 25 °C

Document Number: 38-12025 Rev. AG Page 21 of 55

#### DC Operational Amplifier Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 2.4 V to 3.0 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

Table 8. 5-V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input offset voltage (absolute value)	_	2.5	15	mV	
TCV <sub>OSOA</sub>	Average input offset voltage drift	_	10	_	μV/°C	
I <sub>EBOA</sub>	Input leakage current (Port 0 analog pins 7-to-1)	_	200	_	pА	Gross tested to 1 µA
I <sub>EBOA00</sub>	Input leakage current (Port 0, Pin 0 analog pin)	-	50	_	nA	Gross tested to 1 µA
C <sub>INOA</sub>	Input capacitance (Port 0 analog pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C
$V_{CMOA}$	Common mode voltage range	0.0	-	V <sub>DD</sub> – 1.0	V	
G <sub>OLOA</sub>	Open loop gain	_	80	_	dB	
I <sub>SOA</sub>	Amplifier supply current	_	10	30	μΑ	

#### Table 9. 3.3-V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input offset voltage (absolute value)	_	2.5	15	mV	
TCV <sub>OSOA</sub>	Average input offset voltage drift	_	10	-	μV/°C	
I <sub>EBOA</sub>	Input leakage current (Port 0 analog pins)	_	200	-	рА	Gross tested to 1 μA
I <sub>EBOA00</sub>	Input leakage current (Port 0, Pin 0 analog pin)	_	50	-	nA	Gross tested to 1 μA
C <sub>INOA</sub>	Input capacitance (Port 0 analog pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C
$V_{CMOA}$	Common mode voltage range	0	_	V <sub>DD</sub> – 1.0	V	
G <sub>OLOA</sub>	Open loop gain	_	80	-	dB	
I <sub>SOA</sub>	Amplifier supply current	_	10	30	μA	

#### Table 10. 2.7-V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input offset voltage (absolute value)	-	2.5	15	mV	
TCV <sub>OSOA</sub>	Average input offset voltage drift	-	10	-	μV/°C	
I <sub>EBOA</sub>	Input leakage current (Port 0 analog pins)	-	200	-	pА	Gross tested to 1 µA
I <sub>EBOA00</sub>	Input leakage current (Port 0, Pin 0 analog pin)	-	50	-	nA	Gross tested to 1 µA
C <sub>INOA</sub>	Input capacitance (Port 0 analog pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C
V <sub>CMOA</sub>	Common mode voltage range	0	_	V <sub>DD</sub> – 1.0	V	
G <sub>OLOA</sub>	Open loop gain	_	80	_	dB	
I <sub>SOA</sub>	Amplifier supply current	_	10	30	μA	

Document Number: 38-12025 Rev. AG Page 22 of 55



#### DC Switch Mode Pump Specifications

Table 11 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25  $^{\circ}\text{C}$  and are for design guidance only.




Figure 12. Basic Switch Mode Pump Circuit

Table 11. DC Switch Mode Pump (SMP) Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>PUMP5V</sub>	5 V output voltage from pump	4.75	5.0	5.25	V	Configured as in Note 20 Average, neglecting ripple SMP trip voltage is set to 5.0 V
V <sub>PUMP3V</sub>	3.3 V output voltage from pump	3.00	3.25	3.60	V	Configured as in Note 20 Average, neglecting ripple. SMP trip voltage is set to 3.25 V
V <sub>PUMP2V</sub>	2.6 V output voltage from pump	2.45	2.55	2.80	V	Configured as in Note 20 Average, neglecting ripple. SMP trip voltage is set to 2.55 V
I <sub>PUMP</sub>	Available output current V <sub>BAT</sub> = 1.8 V, V <sub>PUMP</sub> = 5.0 V V <sub>BAT</sub> = 1.5 V, V <sub>PUMP</sub> = 3.25 V V <sub>BAT</sub> = 1.3 V, V <sub>PUMP</sub> = 2.55 V	5 8 8	_ _ _ _	- - -	mA mA mA	Configured as in Note 20 SMP trip voltage is set to 5.0 V SMP trip voltage is set to 3.25 V SMP trip voltage is set to 2.55 V
V <sub>BAT5V</sub>	Input voltage range from battery	1.8	_	5.0	V	Configured as in Note 20 SMP trip voltage is set to 5.0 V
V <sub>BAT3V</sub>	Input voltage range from battery	1.0	_	3.3	V	Configured as in Note 20 SMP trip voltage is set to 3.25 V
V <sub>BAT2V</sub>	Input voltage range from battery	1.0	_	2.8	V	Configured as in Note 20 SMP trip voltage is set to 2.55 V
V <sub>BATSTART</sub>	Minimum input voltage from battery to start pump	1.2	-	_	V	Configured as in Note 20 $0  ^{\circ}\text{C} \le T_{A} \le 100. \ 1.25  \text{V}$ at $T_{A} = -40  ^{\circ}\text{C}$
$\Delta V_{PUMP\_Line}$	Line regulation (over Vi range)	-	5	_	%V <sub>O</sub>	Configured as in Note 20 V <sub>O</sub> is the "V <sub>DD</sub> Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 13 on page 24
ΔV <sub>PUMP_Load</sub>	Load regulation	-	5	_	%V <sub>O</sub>	Configured as in Note 20 V <sub>O</sub> is the "V <sub>DD</sub> Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 13 on page 24
$\Delta V_{PUMP\_Ripple}$	Output voltage ripple (depends on cap/load)	_	100	_	mVpp	Configured as in Note 20 Load is 5 mA
E <sub>3</sub>	Efficiency	35	50	_	%	Configured as in Note 20 Load is 5 mA. SMP trip voltage is set to 3.25 V

#### Note

20.  $L_1$  = 2 mH inductor,  $C_1$  = 10 mF capacitor,  $D_1$  = Schottky diode. See Figure 12 on page 23.

Document Number: 38-12025 Rev. AG Page 23 of 55

Table 11. DC Switch Mode Pump (SMP) Specifications (continued)

Symbol	Description	Min	Тур	Max	Units	Notes
E <sub>2</sub>	Efficiency	35	80	ı	%	For I load = 1mA, $V_{PUMP}$ = 2.55 V, $V_{BAT}$ = 1.3 V, 10 $\mu$ H inductor, 1 $\mu$ F capacitor, and Schottky diode
F <sub>PUMP</sub>	Switching frequency	_	1.3	_	MHz	
DC <sub>PUMP</sub>	Switching duty cycle	_	50	_	%	

#### DC Analog Mux Bus Specifications

Table 12 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

Table 12. DC Analog Mux Bus Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>SW</sub>	Switch resistance to common analog bus	_	1	400 800	Ω	$V_{DD} \ge 2.7 \text{ V}$ 2.4 V \le V_{DD} \le 2.7 V
$R_{VDD}$	Resistance of initialization switch to V <sub>DD</sub>	_	-	800	Ω	

#### DC POR and LVD Specifications

Table 13 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C  $\leq$   $T_A \leq$  85 °C, 3.0 V to 3.6 V and -40 °C  $\leq$   $T_A \leq$  85 °C, or 2.4 V to 3.0 V and -40 °C  $\leq$   $T_A \leq$  85 °C, respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

Table 13. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>PPOR0</sub> V <sub>PPOR1</sub> V <sub>PPOR2</sub>	V <sub>DD</sub> value for PPOR trip PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	_ _ _	2.36 2.82 4.55	2.40 2.95 4.70	V V V	V <sub>DD</sub> must be greater than or equal to 2.5 V during startup, the reset from the XRES pin, or reset from watchdog
VLVD0 VLVD1 VLVD2 VLVD3 VLVD4 VLVD5 VLVD6 VLVD7	V <sub>DD</sub> value for LVD trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b	2.40 2.85 2.95 3.06 4.37 4.50 4.62 4.71	2.45 2.92 3.02 3.13 4.48 4.64 4.73 4.81	2.51 <sup>[21]</sup> 2.99 <sup>[22]</sup> 3.09 3.20 4.55 4.75 4.83 4.95	V V V V V V V V V V V V V V V V V V V	
VPUMP0 VPUMP1 VPUMP2 VPUMP3 VPUMP4 VPUMP5 VPUMP6 VPUMP7	V <sub>DD</sub> value for pump trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b	2.45 2.96 3.03 3.18 4.54 4.62 4.71 4.89	2.55 3.02 3.10 3.25 4.64 4.73 4.82 5.00	2.62 <sup>[23]</sup> 3.09 3.16 3.32 <sup>[24]</sup> 4.74 4.83 4.92 5.12	>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	

- 21. Always greater than 50 mV above V<sub>PPOR</sub> (PORLEV = 00) for falling supply. 22. Always greater than 50 mV above V<sub>PPOR</sub> (PORLEV = 01) for falling supply. 23. Always greater than 50 mV above V<sub>LVD0</sub>. 24. Always greater than 50 mV above V<sub>LVD3</sub>.

#### DC Programming Specifications

Table 14 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85~^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85~^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

**Table 14. DC Programming Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>DDP</sub>	V <sub>DD</sub> for programming and erase	4.5	5	5.5	V	This specification applies to the functional requirements of external programmer tools
V <sub>DDLV</sub>	Low V <sub>DD</sub> for verify	2.4	2.5	2.6	V	This specification applies to the functional requirements of external programmer tools
V <sub>DDHV</sub>	High V <sub>DD</sub> for verify	5.1	5.2	5.3	V	This specification applies to the functional requirements of external programmer tools
V <sub>DDIWRITE</sub>	Supply voltage for flash write operation	2.7		5.25	V	This specification applies to this device when it is executing internal flash writes
I <sub>DDP</sub>	Supply current during programming or verify	_	5	25	mA	
$V_{ILP}$	Input low voltage during programming or verify	_	-	0.8	V	
V <sub>IHP</sub>	Input high voltage during programming or verify	2.2	_	_	V	
I <sub>ILP</sub>	Input current when applying V <sub>ILP</sub> to P1[0] or P1[1] during programming or verify	_	_	0.2	mA	Driving internal pull-down resistor
I <sub>IHP</sub>	Input current when applying V <sub>IHP</sub> to P1[0] or P1[1] during programming or verify	_	_	1.5	mA	Driving internal pull-down resistor
V <sub>OLV</sub>	Output low voltage during programming or verify	_	_	V <sub>SS</sub> + 0.75	V	
V <sub>OHV</sub>	Output high voltage during programming or verify	V <sub>DD</sub> – 1.0	_	$V_{DD}$	V	
Flash <sub>ENPB</sub>	Flash endurance (per block)	50,000 <sup>[25]</sup>	-	_	1	Erase/write cycles per block
Flash <sub>ENT</sub>	Flash endurance (total)[26]	1,800,000	_	-	-	Erase/write cycles
Flash <sub>DR</sub>	Flash data retention	10	_	_	Years	

#### DC I<sup>2</sup>C Specifications

Table 15 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \leq T_{A} \leq 85~^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \leq T_{A} \leq 85~^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40~^{\circ}\text{C} \leq T_{A} \leq 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 15. DC I<sup>2</sup>C Specifications<sup>[27]</sup>

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>ILI2C</sub>	Input low level	ı	ı	$0.3 \times V_{DD}$	V	$2.4 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$
		-	_	$0.25 \times V_{DD}$	V	$4.75 \text{ V} \le \text{V}_{DD} \le 5.25 \text{ V}$
V <sub>IHI2C</sub>	Input high level	$0.7 \times V_{DD}$	_	-	V	$2.4 \text{ V} \le \text{V}_{DD} \le 5.25 \text{ V}$

#### Notes

Document Number: 38-12025 Rev. AG Page 25 of 55

<sup>25.</sup> The 50,000 cycle flash endurance per block is only guaranteed if the flash is operating within one voltage range. Voltage ranges are 2.4 V to 3.0 V, 3.0 V to 3.6 V, and 4.75 V to 5.25 V.

<sup>26.</sup> A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36 x 1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36 x 4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36 x 50,000 and ensure that no single block ever sees more than 50,000 cycles). For the full industrial range, you must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs application note AN2015 (Design Aids - Reading and Writing PSoC® Flash) for more information.

27. All GPIO meet the DC GPIO VIL and VIH specifications found in the DC GPIO Specifications sections. The I<sup>2</sup>C GPIO pins also meet the above specs.



#### **AC Electrical Characteristics**

#### AC Chip-Level Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^\circ\text{C} \le T_A \le 85~^\circ\text{C}$ , 3.0 V to 3.6 V and  $-40~^\circ\text{C} \le T_A \le 85~^\circ\text{C}$ , or 2.4 V to 3.0 V and  $-40~^\circ\text{C} \le T_A \le 85~^\circ\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25  $^\circ\text{C}$  and are for design guidance only.

Table 16. 5-V and 3.3-V AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>IMO24</sub> [28]	IMO frequency for 24 MHz	23.4	24	24.6 <sup>[29,30]</sup>	MHz	Trimmed for 5 V or 3.3 V operation using factory trim values. See Figure 14 on page 20. SLIMO mode = 0
F <sub>IMO6</sub> <sup>[28]</sup>	IMO frequency for 6 MHz	5.52	6	6.48 <sup>[29,30]</sup>	MHz	Trimmed for 5 V or 3.3 V operation using factory trim values. See Figure 14 on page 20. SLIMO mode = 1
F <sub>CPU1</sub>	CPU frequency (5 V nominal)	0.091	24	24.6 <sup>[29]</sup>	MHz	24 MHz only for SLIMO mode = 0
F <sub>CPU2</sub>	CPU frequency (3.3 V nominal)	0.091	12	12.3 <sup>[30]</sup>	MHz	SLIMO mode = 0
F <sub>BLK5</sub>	Digital PSoC block frequency (5 V nominal)	0	48	49.2 <sup>[29,31]</sup>	MHz	Refer to AC Digital Block Specifications on page 29
F <sub>BLK33</sub>	Digital PSoC block frequency (3.3 V nominal)	0	24	24.6 <sup>[31]</sup>	MHz	
F <sub>32K1</sub>	ILO frequency	15	32	64	kHz	
F <sub>32K_U</sub>	ILO untrimmed frequency	5	1	100	kHz	After a reset and before the M8C starts to run, the ILO is not trimmed. See the system resets section of the PSoC Technical Reference Manual for details on this timing
t <sub>XRST</sub>	External reset pulse width	10	_	-	μS	
DC24M	24 MHz duty cycle	40	50	60	%	
DC <sub>ILO</sub>	ILO duty cycle	20	50	80	%	
Step24M	24 MHz trim step size	_	50	-	kHz	
Fout48M	48 MHz output frequency	46.8	48.0	49.2 <sup>[29,30]</sup>	MHz	Trimmed. Using factory trim values
F <sub>MAX</sub>	Maximum frequency of signal on row input or row output.	_	_	12.3	MHz	
SR <sub>POWER_UP</sub>	Power supply slew rate	-	-	250	V/ms	V <sub>DD</sub> slew rate during power-up
t <sub>POWERUP</sub>	Time from end of POR to CPU executing code	-	16	100	ms	Power-up from 0 V. See the System Resets section of the PSoC Technical Reference Manual
t <sub>iit_IMO</sub>	24-MHz IMO cycle-to-cycle jitter (RMS)[32]	_	200	700	ps	
, -	24-MHz IMO long term N cycle-to-cycle jitter (RMS) <sup>[32]</sup>	_	300	900	ps	N = 32
	24-MHz IMO period jitter (RMS)[32]	_	100	400	ps	

Document Number: 38-12025 Rev. AG Page 26 of 55

<sup>28.</sup> Errata: The worst case IMO frequency deviation when operated below 0 °C and above +70 °C and within the upper and lower datasheet temperature range is ±5%. 29. 4.75 V < V<sub>DD</sub> < 5.25 V. 30. 3.0 V < V<sub>DD</sub> < 3.6 V. See application note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on trimming for operation at 3.3 V.

<sup>31.</sup> See the individual user module datasheets for information on maximum frequencies for user modules.

<sup>32.</sup> Refer to Cypress Jitter Specifications Application Note AN5054 "Understanding Datasheet Jitter Specifications for Cypress Timing Products" at www.cypress.com under Application Notes for more information.



Table 17. 2.7-V AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>IMO12</sub> [33]	IMO frequency for 12 MHz	11.04	12	12.96 <sup>[34, 35]</sup>	MHz	Trimmed for 2.7 V operation using factory trim values. See Figure 14 on page 20. SLIMO mode = 1
F <sub>IMO6</sub> [33]	IMO frequency for 6 MHz	5.52	6	6.48 [34, 35]	MHz	Trimmed for 2.7 V operation using factory trim values. See Figure 14 on page 20. SLIMO mode = 1
F <sub>CPU1</sub>	CPU frequency (2.7 V nominal)	0.093	3	3.15 <sup>[34]</sup>	MHz	12 MHz only for SLIMO mode = 0
F <sub>BLK27</sub>	Digital PSoC block frequency (2.7 V nominal)	0	12	12.5 <sup>[34,35]</sup>	MHz	Refer to AC Digital Block Specifications on page 29
F <sub>32K1</sub>	ILO frequency	8	32	96	kHz	
F <sub>32K_U</sub>	ILO untrimmed frequency	5	-	100	kHz	After a reset and before the M8C starts to run, the ILO is not trimmed. See the System Resets section of the PSoC Technical Reference Manual for details on this timing
t <sub>XRST</sub>	External reset pulse width	10	_	_	μs	
DC <sub>ILO</sub>	IILO duty cycle	20	50	80	%	
F <sub>MAX</sub>	Maximum frequency of signal on row input or row output.	_	-	12.3	MHz	
SR <sub>POWER_UP</sub>	Power supply slew rate	-	-	250	V/ms	V <sub>DD</sub> slew rate during power-up
t <sub>POWERUP</sub>	Time from end of POR to CPU executing code	-	16	100	ms	Power-up from 0 V. See the System Resets section of the PSoC Technical Reference Manual.
t <sub>jit_IMO</sub>	12 MHz IMO cycle-to-cycle jitter (RMS)[36]	_	400	1000	ps	
,	12 MHz IMO long term N cycle-to-cycle jitter (RMS) <sup>[36]</sup>	_	600	1300	ps	N = 32
	12 MHz IMO period jitter (RMS)[36]	-	100	500	ps	

Document Number: 38-12025 Rev. AG Page 27 of 55

Notes

33. Errata: The worst case IMO frequency deviation when operated below 0 °C and above +70 °C and within the upper and lower datasheet temperature range is ±5%.

34. 2.4 V < V<sub>DD</sub> < 3.0 V.

35. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" available at http://www.cypress.com for information on maximum frequency for user modules.

<sup>36.</sup> Refer to Cypress Jitter Specifications Application Note AN5054 "Understanding Datasheet Jitter Specifications for Cypress Timing Products" at www.cypress.com under Application Notes for more information.



#### AC General Purpose I/O Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_A \le 85~^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_A \le 85~^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40~^{\circ}\text{C} \le T_A \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25  $^{\circ}\text{C}$  and are for design guidance only.


Table 18. 5-V and 3.3-V AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>GPIO</sub>	GPIO operating frequency	0	_	12	MHz	Normal strong mode
TRiseF	Rise time, normal strong mode, Cload = 50 pF	3	_	18	ns	V <sub>DD</sub> = 4.5 to 5.25 V, 10% to 90%
TFallF	Fall time, normal strong mode, Cload = 50 pF	2	_	18	ns	V <sub>DD</sub> = 4.5 to 5.25 V, 10% to 90%
TRiseS	Rise time, slow strong mode, Cload = 50 pF	7	27	_	ns	V <sub>DD</sub> = 3 to 5.25 V, 10% to 90%
TFallS	Fall time, slow strong mode, Cload = 50 pF	7	22	_	ns	V <sub>DD</sub> = 3 to 5.25 V, 10% to 90%

Table 19. 2.7 V AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>GPIO</sub>	GPIO operating frequency	0	_	3	MHz	Normal strong mode
TRiseF	Rise time, normal strong mode, Cload = 50 pF	6	_	50	ns	V <sub>DD</sub> = 2.4 to 3.0 V, 10% to 90%
TFallF	Fall time, normal strong mode, Cload = 50 pF	6	_	50	ns	V <sub>DD</sub> = 2.4 to 3.0 V, 10% to 90%
TRiseS	Rise time, slow strong mode, Cload = 50 pF	18	40	120	ns	V <sub>DD</sub> = 2.4 to 3.0 V, 10% to 90%
TFallS	Fall time, slow strong mode, Cload = 50 pF	18	40	120	ns	V <sub>DD</sub> = 2.4 to 3.0 V, 10% to 90%

Figure 13. GPIO Timing Diagram



#### AC Operational Amplifier Specifications

Table 20 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , 3.0 V to 3.6 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , or 2.4 V to 3.0 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

Table 20. AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>COMP</sub>	Comparator mode response time, 50 mV overdrive	-	_	100 200	ns ns	V <sub>DD</sub> ≥ 3.0 V 2.4 V < V <sub>DD</sub> < 3.0 V

Document Number: 38-12025 Rev. AG Page 28 of 55

### AC Digital Block Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 2.4 V to 3.0 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

Table 21. 5-V and 3.3-V AC Digital Block Specifications

Function	Description	Min	Тур	Max	Unit	Notes
All functions	Block input clock frequency	ı				
	V <sub>DD</sub> ≥ 4.75 V	_	_	49.2	MHz	
	V <sub>DD</sub> < 4.75 V	-	_	24.6	MHz	
Timer	Input clock frequency	I.	l		I.	
	No capture, V <sub>DD</sub> ≥ 4.75 V	_	_	49.2	MHz	
	No capture, V <sub>DD</sub> < 4.75 V	-	_	24.6	MHz	
	With capture	-	-	24.6	MHz	
	Capture pulse width	50 <sup>[37]</sup>	_	_	ns	
Counter	Input clock frequency					
	No enable input, V <sub>DD</sub> ≥ 4.75 V	_	_	49.2	MHz	
	No enable input, V <sub>DD</sub> < 4.75 V	-	_	24.6	MHz	
	With enable input	-	_	24.6	MHz	
	Enable input pulse width	50 <sup>[37]</sup>	_	_	ns	
Dead Band	Kill pulse width					
	Asynchronous restart mode	20	_	_	ns	
	Synchronous restart mode	50 <sup>[37]</sup>	_	_	ns	
	Disable mode	50 <sup>[37]</sup>	_	_	ns	
	Input clock frequency					
	V <sub>DD</sub> ≥ 4.75 V	-	_	49.2	MHz	
	V <sub>DD</sub> < 4.75 V	-	_	24.6	MHz	
CRCPRS	Input clock frequency	•			•	
(PRS Mode)	V <sub>DD</sub> ≥ 4.75 V	-	_	49.2	MHz	
	V <sub>DD</sub> < 4.75 V	-	-	24.6	MHz	
CRCPRS (CRC Mode)	Input clock frequency	-	-	24.6	MHz	
SPIM	Input clock frequency	_	_	8.2	MHz	The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2.
SPIS	Input clock (SCLK) frequency	_	_	4.1	MHz	The input clock is the SPI SCLK in SPIS mode.
	Width of SS_negated between transmissions	50 <sup>[37]</sup>	-	_	ns	
Transmitter	Input clock frequency					The baud rate is equal to the input clock frequency
	$V_{DD} \ge 4.75 \text{ V}, 2 \text{ stop bits}$	_	-	49.2	MHz	divided by 8.
	$V_{DD} \ge 4.75 \text{ V}$ , 1 stop bit	-	_	24.6	MHz	
	V <sub>DD</sub> < 4.75 V	_	_	24.6	MHz	
Receiver	Input clock frequency		The baud rate is equal to the input clock frequency divided by 8.			
	$V_{DD} \ge 4.75 \text{ V}, 2 \text{ stop bits}$	_	_	49.2	MHz	
	$V_{DD} \ge 4.75 \text{ V}, 1 \text{ stop bit}$	_	_	24.6	MHz	
	V <sub>DD</sub> < 4.75 V	_	_	24.6	MHz	

#### Note

37.50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).

Document Number: 38-12025 Rev. AG Page 29 of 55



Table 22. 2.7-V AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
All functions	Block input clock frequency	_	-	12.7	MHz	2.4 V < V <sub>DD</sub> < 3.0 V
Timer	Capture pulse width	100 <sup>[38]</sup>	_	_	ns	
	Input clock frequency, with or without capture	_	_	12.7	MHz	
Counter	Enable input pulse width	100	_	_	ns	
	Input clock frequency, no enable input	_	_	12.7	MHz	
	Input clock frequency, enable input	_	_	12.7	MHz	
Dead Band	Kill pulse width:					
	Asynchronous restart mode	20	_	_	ns	
	Synchronous restart mode	100	_	_	ns	
	Disable mode	100	_	_	ns	
	Input clock frequency	_	_	12.7	MHz	
CRCPRS (PRS Mode)	Input clock frequency	_	-	12.7	MHz	
CRCPRS (CRC Mode)	Input clock frequency	_	_	12.7	MHz	
SPIM	Input clock frequency	-	-	6.35	MHz	The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2.
SPIS	Input clock (SCLK) frequency	_	_	4.1	MHz	
	Width of SS_ Negated between transmissions	100	-	_	ns	
Transmitter	Input clock frequency	_	-	12.7	MHz	The baud rate is equal to the input clock frequency divided by 8.
Receiver	Input clock frequency	-	-	12.7	MHz	The baud rate is equal to the input clock frequency divided by 8.

#### AC External Clock Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 23. 5-V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency	0.093	-	24.6	MHz	
_	High period	20.6	-	5300	ns	
_	Low period	20.6	-	-	ns	
_	Power-up IMO to switch	150	_	_	μs	

#### Note

38.100 ns minimum input pulse width is based on the input synchronizers running at 12 MHz (84 ns nominal period).

Document Number: 38-12025 Rev. AG Page 30 of 55

Table 24. 3.3-V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 1	0.093	I	12.3	MHz	Maximum CPU frequency is 12 MHz at 3.3 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 2 or greater	0.186	ı	24.6	MHz	If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met
_	High period with CPU clock divide by 1	41.7	-	5300	ns	
_	Low period with CPU clock divide by 1	41.7	-	_	ns	
_	Power-up IMO to switch	150	_	_	μs	

#### Table 25. 2.7-V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 1	0.093	ı	3.08	MHz	Maximum CPU frequency is 3 MHz at 2.7 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 2 or greater	0.186	1	6.35	MHz	If the frequency of the external clock is greater than 3 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met
_	High period with CPU clock divide by 1	160	_	5300	ns	
_	Low period with CPU clock divide by 1	160	_	_	ns	
_	Power-up IMO to switch	150	_	_	μs	

Document Number: 38-12025 Rev. AG Page 31 of 55

#### AC Programming Specifications

Table 26 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

**Table 26. AC Programming Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>RSCLK</sub>	Rise time of SCLK	1	-	20	ns	
T <sub>FSCLK</sub>	Fall time of SCLK	1	_	20	ns	
T <sub>SSCLK</sub>	Data setup time to falling edge of SCLK	40	-	_	ns	
T <sub>HSCLK</sub>	Data hold time from falling edge of SCLK	40	_	_	ns	
F <sub>SCLK</sub>	Frequency of SCLK	0	_	8	MHz	
T <sub>ERASEB</sub>	Flash erase time (block)	_	10	_	ms	
T <sub>WRITE</sub>	Flash block write time	_	40	_	ms	
T <sub>DSCLK</sub>	Data out delay from falling edge of SCLK	_	_	45	ns	3.6 < V <sub>DD</sub>
T <sub>DSCLK3</sub>	Data out delay from falling edge of SCLK	_	-	50	ns	$3.0 \le V_{DD} \le 3.6$
T <sub>DSCLK2</sub>	Data out delay from falling edge of SCLK	_	-	70	ns	$2.4 \le V_{DD} \le 3.0$
T <sub>ERASEALL</sub>	Flash erase time (Bulk)	_	20	-	ms	Erase all blocks and protection fields at once
T <sub>PROGRAM_HOT</sub>	Flash block erase + flash block write time	_	-	100 <sup>[39]</sup>	ms	0 °C ≤ Tj ≤ 100 °C
T <sub>PROGRAM_COLD</sub>	Flash block erase + flash block write time	_	_	200 <sup>[39]</sup>	ms	-40 °C ≤ Tj ≤ 0 °C

#### AC I<sup>2</sup>C [40] Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 27. AC Characteristics of the  $I^2C$  SDA and SCL Pins for  $V_{DD} \geq 3.0 \ V$ 

Symbol	Description	Standard Mode		Fast Mode		Unite
		Min	Max	Min	Max	Units
F <sub>SCLI2C</sub>	SCL clock frequency	0	100	0	400	kHz
T <sub>HDSTAI2C</sub>	Hold time (repeated) start condition. After this period, the first clock pulse is generated	4.0	-	0.6	_	μs
T <sub>LOWI2C</sub>	Low period of the SCL clock	4.7	_	1.3	_	μs
T <sub>HIGHI2C</sub>	High period of the SCL clock	4.0	_	0.6	-	μs
T <sub>SUSTAI2C</sub>	Setup time for a repeated start condition	4.7	_	0.6	-	μs
T <sub>HDDATI2C</sub>	Data hold time	0	_	0	-	μs
T <sub>SUDATI2C</sub>	Data setup time	250	_	100 <sup>[41]</sup>	-	ns
T <sub>SUSTOI2C</sub>	Setup time for stop condition	4.0	_	0.6	-	μs
T <sub>BUFI2C</sub>	Bus free time between a stop and start condition	4.7	-	1.3	-	μs
T <sub>SPI2C</sub>	Pulse width of spikes suppressed by the input filter.	_	-	0	50	ns

#### Notes

Document Number: 38-12025 Rev. AG Page 32 of 55

<sup>39.</sup> For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs application note AN2015 (Design Aids - Reading and Writing PSoC® Flash) for more information.

<sup>40.</sup> Errata: The I<sup>2</sup>C block exhibits occasional data and bus corruption errors when the I<sup>2</sup>C master initiates transactions while the device is transitioning in to or out of sleep mode.


<sup>41.</sup> A Fast-Mode I<sup>2</sup>C-bus device may be used in a Standard-Mode I<sup>2</sup>C-bus system, but it must meet the requirement T<sub>SU;DAT</sub> ≥ 250 ns. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If the device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line T<sub>rmax</sub> + T<sub>SU;DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I<sup>2</sup>C-bus specification) before the SCL line is released.



Table 28. 2.7-V AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins (Fast Mode not Supported)

Symbol	Description	Standa	rd Mode	Fast	Units	
		Min	Max	Min	Max	Units
F <sub>SCLI2C</sub>	SCL clock frequency	0	100	_	_	kHz
T <sub>HDSTAI2C</sub>	Hold time (repeated) start condition. After this period, the first clock pulse is generated.	4.0	-	_	_	μs
T <sub>LOWI2C</sub>	Low period of the SCL clock	4.7	_	_	_	μs
T <sub>HIGHI2C</sub>	High period of the SCL clock	4.0	-	_	_	μs
T <sub>SUSTAI2C</sub>	Setup time for a repeated start condition	4.7	_	_	_	μs
T <sub>HDDATI2C</sub>	Data hold time	0	_	_	_	μs
T <sub>SUDATI2C</sub>	Data setup time	250	_	_	_	ns
T <sub>SUSTOI2C</sub>	Setup time for stop condition	4.0	_	_	_	μs
T <sub>BUFI2C</sub>	Bus free time between a stop and start condition	4.7	-	_	_	μs
T <sub>SPI2C</sub>	Pulse width of spikes are suppressed by the input filter.	_	_	_	_	ns

Figure 14. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus






## **Packaging Information**

This section shows the packaging specifications for the CY8C21x34 PSoC device with the thermal impedances for each package. **Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the emulator pod drawings at <a href="http://www.cypress.com">http://www.cypress.com</a>.

Figure 15. 16-pin SOIC (150 Mils) Package Outline, 51-85068



51-85068 \*E


Document Number: 38-12025 Rev. AG Page 34 of 55



1.14 DIA. 10 PIN 1 ID. 1.14 7.50 8.10 DIMENSIONS IN MILLIMETERS .235 MIN.-0° MIN. GAUGE PLANE 0.25 SEATING PLANE - 0.65 BSC. <u>5.00</u> 5.60 0.-8. 2.00 0.<u>55</u> 0.95 1.65 1.85 1.25 REF. 0.10 51-85077 \*F

Figure 16. 20-pin SSOP (210 Mils) Package Outline, 51-85077

Figure 17. 28-pin SSOP (210 Mils) Package Outline, 51-85079



Document Number: 38-12025 Rev. AG Page 35 of 55



TOP VIEW SIDE VIEW BOTTOM VIEW 3.500 REF 5.000±0.100 -0.900+0.100 -0.500 pitch  $0.250^{+0.050}_{-0.070}$ 0.200 REF PIN #1 I.D. R0.20 32 25 PIN 1 DOT (LASER MARK) 5.000±0.100 3.500±0.100 3.500 REF 0.400±0.100  $0^{+0.05}_{-0}$ 16 SEATING PLANE 3.500±0.100 NOTES: 1. MATCH AREA IS SOLDERABLE EXPOSED PAD 2. BASED ON REF JEDEC # MO-220 3. DIMENSIONS ARE IN MILLIMETERS 4. PACKAGE WEIGHT: SEE CYPRESS PACKAGE MATERIAL DECLARATION DATASHEET (PMDD) POSTED ON THE CYPRESS WEB

Figure 18. 32-pin QFN (5 × 5 × 1.0 mm) Package Outline, 001-30999


001-30999 \*D

Important Note For information on the preferred dimensions for mounting QFN packages, see the Application Note EROS - Design Guidelines for Cypress Quad Flat No Extended Lead (QFN) Packaged Devices available at http://www.cypress.com.

Document Number: 38-12025 Rev. AG Page 36 of 55



Figure 19. 32-pin QFN (5 x 5 x 0.55 mm) LQ32A 1.3 x 2.7 E-Pad (Sawn Type) Package Outline, 001-48913




#### NOTES:

- 1. ZZZZ HATCH AREA IS SOLDERABLE EXPOSED PAD
- 2. BASED ON REF JEDEC # MO-248
- 3. PACKAGE WEIGHT:  $38mg \pm 4 mg$
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-48913 \*D

Figure 20. 56-pin SSOP (300 Mils) Package Outline, 51-85062



Document Number: 38-12025 Rev. AG Page 37 of 55



## **Thermal Impedances**

## Table 29. Thermal Impedances per Package

Package	Typical θ <sub>JA</sub> <sup>[42]</sup>	Typical θ <sub>JC</sub>
16-pin SOIC	123 °C/W	55 °C/W
20-pin SSOP	117 °C/W	41 °C/W
28-pin SSOP	96 °C/W	39 °C/W
32-pin QFN <sup>[43]</sup> 5 × 5 mm 0.60 Max	27 °C/W	15 °C/W
32-pin QFN <sup>[43]</sup> 5 × 5 mm 1.00 Max	22 °C/W	12 °C/W
56-pin SSOP	48 °C/W	24 °C/W

## **Solder Reflow Specifications**

Table 30 shows the solder reflow temperature limits that must not be exceeded.

## Table 30. Solder Reflow Specifications

Package	Maximum Peak Temperature (T <sub>C</sub> )	Maximum Time above T <sub>C</sub> − 5 °C
16-pin SOIC	260 °C	30 seconds
20-pin SSOP	260 °C	30 seconds
28-pin SSOP	260 °C	30 seconds
32-pin QFN	260 °C	30 seconds
56-pin SSOP	260 °C	30 seconds

### Notes

Document Number: 38-12025 Rev. AG Page 38 of 55

 <sup>42.</sup> T<sub>J</sub> = T<sub>A</sub> + Power × θ<sub>JA</sub>
 43. To achieve the thermal impedance specified for the QFN package, refer to Application Note EROS - Design Guidelines for Cypress Quad Flat No Extended Lead (QFN) Packaged Devices available at http://www.cypress.com.

<sup>44.</sup> Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ±5 °C with Sn-Pb or 245 ±5 °C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.



## **Development Tool Selection**

This section presents the development tools available for all current PSoC device families including the CY8C21x34 family.

#### Software

### PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is available free of charge at http://www.cypress.com and includes a free C compiler.

#### PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or operates directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com.

### Development Kits

All development kits can be purchased from the Cypress Online Store.

### CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation, and the software interface allows you to run, halt, and single step the processor, and view the content of specific memory locations. Advance emulation features also supported through PSoC Designer. The kit includes:

- PSoC Designer software CD
- ICE-Cube in-circuit emulator
- ICE Flex-Pod for CY8C29x66 family
- Cat-5 adapter
- Mini-Eval programming board
- 110 ~ 240 V power supply, Euro-Plug adapter
- iMAGEcraft C compiler
- ISSP cable
- USB 2.0 cable and Blue Cat-5 cable
- Two CY8C29466-24PXI 28-PDIP chip samples

#### **Evaluation Tools**

All evaluation tools can be purchased from the Cypress Online Store

#### CY3210-MiniProg1

The CY3210-MiniProg1 kit allows you to program PSoC devices through the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC through a provided USB 2.0 cable. The kit includes:

- MiniProg programming unit
- MiniEval socket programming and evaluation board
- 28-pin CY8C29466-24PXI PDIP PSoC device sample
- 28-pin CY8C27443-24PXI PDIP PSoC device sample
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

#### CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation board with LCD module
- MiniProg programming unit
- Two 28-pin CY8C29466-24PXI PDIP PSoC device samples
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

### CY3214-PSoCEvalUSB

The CY3214-PSoCEvalUSB evaluation kit features a development board for the CY8C24794-24LFXI PSoC device. The board includes both USB and capacitive sensing development and debugging support. This evaluation board also includes an LCD module, potentiometer, LEDs, an enunciator and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- PSoCEvalUSB board
- LCD module
- MIniProg programming unit
- Mini USB cable
- PSoC Designer and example projects CD
- Getting Started guide
- Wire pack



## **Device Programmers**

All device programmers can be purchased from the Cypress Online Store.

#### CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular programmer base
- Three programming module cards
- MiniProg programming unit
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

**Note** CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 programmer unit
- PSoC ISSP software CD
- 110 ~ 240 V power supply, Euro-Plug adapter
- USB 2.0 cable

## **Accessories (Emulation and Programming)**

**Table 31. Emulation and Programming Accessories** 

Part Number	Pin Package	Flex-Pod Kit <sup>[45]</sup>	Foot Kit <sup>[46]</sup>	Adapter
CY8C21234-24SXI	16-pin SOIC	CY3250-21X34	CY3250-16SOIC-FK	Adapters can be found at
CY8C21334-24PVXI	20-pin SSOP	CY3250-21X34	CY3250-20SSOP-FK	http://www.emulation.com.
CY8C21534-24PVXI	28-pin SSOP	CY3250-21X34	CY3250-28SSOP-FK	

#### Notes

46. Foot kit includes surface mount feet that can be soldered to the target PCB.

<sup>45.</sup> Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.



## **Ordering Information**

Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	Switch Mode Pump	Temperature Range	Digital Blocks	Analog Blocks	Digital I/O Pins	Analog Inputs	Analog Outputs	XRES Pin
16-Pin (150-Mil) SOIC	CY8C21234-24SXI	8 K	512	Yes	–40 °C to +85 °C	4	4	12	12 <sup>[47]</sup>	0	No
16-Pin (150-Mil) SOIC (Tape and Reel)	CY8C21234-24SXIT	8 K	512	Yes	–40 °C to +85 °C	4	4	12	12 <sup>[47]</sup>	0	No
20-Pin (210-Mil) SSOP	CY8C21334-24PVXI	8 K	512	No	–40 °C to +85 °C	4	4	16	16 <sup>[47]</sup>	0	Yes
20-Pin (210-Mil) SSOP (Tape and Reel)	CY8C21334-24PVXIT	8 K	512	No	–40 °C to +85 °C	4	4	16	16 <sup>[47]</sup>	0	Yes
28-Pin (210-Mil) SSOP	CY8C21534-24PVXI	8 K	512	No	–40 °C to +85 °C	4	4	24	24 <sup>[47]</sup>	0	Yes
28-Pin (210-Mil) SSOP (Tape and Reel)	CY8C21534-24PVXIT	8 K	512	No	–40 °C to +85 °C	4	4	24	24 <sup>[47]</sup>	0	Yes
32-Pin (5 x 5 mm 1.00 max) Sawn QFN	CY8C21434-24LTXI	8 K	512	No	–40 °C to +85 °C	4	4	28	28 <sup>[47]</sup>	0	Yes
32-Pin (5 x 5 mm 1.00 max) Sawn QFN <sup>[48]</sup> (Tape and Reel)	CY8C21434-24LTXIT	8 K	512	No	–40 °C to +85 °C	4	4	28	28 <sup>[47]</sup>	0	Yes
32-Pin (5 × 5 mm 0.60 max) Thin Sawn QFN	CY8C21434-24LQXI	8 K	512	No	–40 °C to +85 °C	4	4	28	28 <sup>[47]</sup>	0	Yes
32-Pin (5 x 5 mm 0.60 max) Thin Sawn QFN (Tape and Reel)	CY8C21434-24LQXIT	8 K	512	No	-40 °C to +85 °C	4	4	28	28 <sup>[47]</sup>	0	Yes
32-Pin (5 × 5 mm 1.00 max) Sawn QFN <sup>[48]</sup>	CY8C21634-24LTXI	8 K	512	Yes	–40 °C to +85 °C	4	4	26	26 <sup>[47]</sup>	0	Yes
32-Pin (5 × 5 mm 1.00 max) Sawn QFN <sup>[48]</sup> (Tape and Reel)	CY8C21634-24LTXIT	8 K	512	Yes	–40 °C to +85 °C	4	4	26	26 <sup>[47]</sup>	0	Yes
56-Pin OCD SSOP	CY8C21001-24PVXI	8 K	512	Yes	-40 °C to +85 °C	4	4	26	26 <sup>[47]</sup>	0	Yes
	CY8C21434-12X14I							ore			


Note For Die sales information, contact a local Cypress sales office or Field Applications Engineer (FAE).

**Notes**47. All Digital I/O Pins also connect to the common analog mux.

<sup>48.</sup> Refer to the section 32-pin Part Pinout on page 12 for pin differences.



## **Ordering Code Definitions**





## **Acronyms**

Table 32 lists the acronyms that are used in this document.

Table 32. Acronyms Used in this Datasheet

Acronym	Description	Acronym	Description	
AC	alternating current	MIPS	million instructions per second	
ADC	analog-to-digital converter	OCD	on-chip debug	
API	application programming interface	PCB	printed circuit board	
CMOS	complementary metal oxide semiconductor	PDIP	plastic dual-in-line package	
CPU	central processing unit	PGA	programmable gain amplifier	
CRC	cyclic redundancy check	PLL	phase-locked loop	
СТ	continuous time	POR	power on reset	
DAC	digital-to-analog converter	PPOR	precision power on reset	
DC	direct current	PRS	pseudo-random sequence	
DTMF	dual-tone multi-frequency	PSoC <sup>®</sup>	Programmable System-on-Chip	
ECO	external crystal oscillator	PWM	pulse width modulator	
EEPROM	electrically erasable programmable read-only memory	QFN	quad flat no leads	
GPIO	general purpose I/O	RTC	real time clock	
ICE	in-circuit emulator	SAR	successive approximation	
IDE	integrated development environment	SC	switched capacitor	
ILO	internal low speed oscillator	SLIMO	slow IMO	
IMO	internal main oscillator	SMP	switch-mode pump	
I/O	input/output	SOIC	small-outline integrated circuit	
IrDA	infrared data association	SPI <sup>TM</sup>	serial peripheral interface	
ISSP	in-system serial programming	SRAM	static random access memory	
LCD	liquid crystal display	SROM	supervisory read only memory	
LED	light-emitting diode	SSOP	shrink small-outline package	
LPC	low power comparator	UART	universal asynchronous receiver / transmitter	
LVD	low voltage detect	USB	universal serial bus	
MAC	multiply-accumulate	WDT	watchdog timer	
MCU	microcontroller unit	XRES	external reset	

## **Reference Documents**

CY8CPLC20, CY8CLED16P01, CY8C29x66, CY8C27x43, CY8C24x94, CY8C24x23, CY8C24x23A, CY8C22x13, CY8C21x34, CY8C21x23, CY7C64215, CY7C603xx, CY8CNP1xx, and CYWUSB6953 PSoC® Programmable System-on-Chip Technical Reference Manual (TRM) (001-14463)

Design Aids – Reading and Writing PSoC® Flash - AN2015 (001-40459)

Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages - available at http://www.amkor.com.

Document Number: 38-12025 Rev. AG Page 43 of 55



## **Document Conventions**

#### Units of Measure

Table 33 lists the units of measures.

Table 33. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
kB	1024 bytes	μH	micro henry
dB	decibels	μs	microsecond
°C	degree Celsius	ms	millisecond
μF	microfarad	ns	nanosecond
fF	femto farad	ps	picosecond
pF	picofarad	μV	microvolt
kHz	kilohertz	mV	millivolts
MHz	megahertz	mVpp	millivolts peak-to-peak
rt-Hz	root hertz	nV	nano volt
kΩ	kilo ohm	V	volt
Ω	ohm	μW	microwatt
μΑ	microampere	W	watt
mA	milliampere	mm	millimeter
nA	nano ampere	ppm	parts per million
pA	pico ampere	%	percent
mH	millihenry		

### **Numeric Conventions**

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are decimals.

## Glossary

1. A logic signal having its asserted state as the logic 1 state.

2. A logic signal having the logic 1 state as the higher voltage of the two states.

analog blocks

The basic programmable opamp circuits. These are SC (switched capacitor) and CT (continuous time) blocks. These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more.

analog-to-digital (ADC)

A device that changes an analog signal to a digital signal of corresponding magnitude. Typically, an ADC converts a voltage to a digital number. The digital-to-analog (DAC) converter performs the reverse operation.

Application programming interface (API)

A series of software routines that comprise an interface between a computer application and lower level services and functions (for example, user modules and libraries). APIs serve as building blocks for programmers that create software applications.

asynchronous

A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal.

bandgap reference A stable voltage reference design that matches the positive temperature coefficient of VT with the negative temperature coefficient of VBE, to produce a zero temperature coefficient (ideally) reference.

bandwidth

- 1. The frequency range of a message or information processing system measured in hertz.
- 2. The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is sometimes represented more specifically as, for example, full width at half maximum.

Document Number: 38-12025 Rev. AG Page 44 of 55



## Glossary (continued)

bias

- 1. A systematic deviation of a value from a reference value.
- 2. The amount by which the average of a set of values departs from a reference value.
- 3. The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.

block

- 1. A functional unit that performs a single function, such as an oscillator.
- 2. A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or an analog PSoC block.

buffer

- 1. A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for IO operations, into which data is read, or from which data is written.
- 2. A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.
- 3. An amplifier used to lower the output impedance of a system.

bus

- 1. A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.
- 2. A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].
- 3. One or more conductors that serve as a common connection for a group of related devices.

clock

The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to synchronize different logic blocks.

comparator

An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy predetermined amplitude requirements.

compiler

A program that translates a high level language, such as C, into machine language.

configuration space

In PSoC devices, the register space accessed when the XIO bit, in the CPU\_F register, is set to '1'.

crystal oscillator

An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric crystal is less sensitive to ambient temperature than other circuit components.

check (CRC)

cyclic redundancy A calculation used to detect errors in data communications, typically performed using a linear feedback shift register. Similar calculations may be used for a variety of other purposes such as data compression.

data bus

A bi-directional set of signals used by a computer to convey information from a memory location to the central processing unit and vice versa. More generally, a set of signals used to convey data between digital functions.

debugger

A hardware and software system that allows you to analyze the operation of the system under development. A debugger usually allows the developer to step through the firmware one step at a time, set break points, and

analyze memory.

dead band

A period of time when neither of two or more signals are in their active state or in transition.

digital blocks

The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC generator, pseudo-random number generator, or SPI.

digital-to-analog (DAC)

A device that changes a digital signal to an analog signal of corresponding magnitude. The analog-to-digital (ADC) converter performs the reverse operation.

Document Number: 38-12025 Rev. AG



### Glossary (continued)

duty cycle The relationship of a clock period high time to its low time, expressed as a percent.

emulator Duplicates (provides an emulation of) the functions of one system with a different system, so that the second

system appears to behave like the first system.

External Reset (XRES)

An active high signal that is driven into the PSoC device. It causes all operation of the CPU and blocks to stop and return to a pre-defined state.

Flash An electrically programmable and erasable, non-volatile technology that provides you the programmability and

data storage of EPROMs, plus in-system erasability. Non-volatile means that the data is retained when power is

OFF.

Flash block The smallest amount of Flash ROM space that may be programmed at one time and the smallest amount of Flash

space that may be protected. A Flash block holds 64 bytes.

frequency The number of cycles or events per unit of time, for a periodic function.

gain The ratio of output current, voltage, or power to input current, voltage, or power, respectively. Gain is usually

expressed in dB.

I<sup>2</sup>C A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). I2C is an Inter-Integrated

Circuit. It is used to connect low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I2C uses only two bi-directional pins, clock and data, both running at +5 V and pulled high with resistors. The bus operates at 100 kbits/second in standard mode and 400 kbits/second in fast mode.

ICE The in-circuit emulator that allows you to test the project in a hardware environment, while viewing the debugging

device activity in a software environment (PSoC Designer).

input/output (I/O) A device that introduces data into or extracts data from a system.

interrupt A suspension of a process, such as the execution of a computer program, caused by an event external to that

process, and performed in such a way that the process can be resumed.

interrupt service routine (ISR)

A block of code that normal code execution is diverted to when the M8C receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in the program where it left normal program execution.

jitter 1. A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams.

2. The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.

low-voltage detect A circuit that senses Vdd and provides an interrupt to the system when Vdd falls below a selected threshold. (LVD)

M8C An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside a PSoC by

interfacing to the Flash, SRAM, and register space.

master device A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in width, the master device is the one that controls the timing for data exchanges between the cascaded devices

and an external interface. The controlled device is called the slave device.

Document Number: 38-12025 Rev. AG Page 46 of 55



### Glossary (continued)

microcontroller An integrated circuit chip that is designed primarily for control systems and products. In addition to a CPU, a

microcontroller typically includes memory, timing circuits, and IO circuitry. The reason for this is to permit the realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for

general-purpose computation as is a microprocessor.

mixed-signal The reference to a circuit containing both analog and digital techniques and components.

modulator A device that imposes a signal on a carrier.

noise 1. A disturbance that affects a signal and that may distort the information carried by the signal.

2. The random variations of one or more characteristics of any entity such as voltage, current, or data.

oscillator A circuit that may be crystal controlled and is used to generate a clock frequency.

parity A technique for testing transmitting data. Typically, a binary digit is added to the data to make the sum of all the

digits of the binary data either always even (even parity) or always odd (odd parity).

Phase-locked loop (PLL)

An electronic circuit that controls an **oscillator** so that it maintains a constant phase angle relative to a reference

signal.

pinouts The pin number assignment: the relation between the logical inputs and outputs of the PSoC device and their

physical counterparts in the printed circuit board (PCB) package. Pinouts involve pin numbers as a link between

schematic and PCB design (both being computer generated files) and may also involve pin names.

port A group of pins, usually eight.

Power on reset

(POR)

A circuit that forces the PSoC device to reset when the voltage is below a pre-set level. This is one type of hardware

reset.

PSoC<sup>®</sup> Cypress Semiconductor's PSoC<sup>®</sup> is a registered trademark and Programmable System-on-Chip™ is a trademark

of Cypress.

PSoC Designer™ The software for Cypress' Programmable System-on-Chip technology.

pulse width modulator (PWM)

An output in the form of duty cycle which varies as a function of the applied measurand

RAM An acronym for random access memory. A data-storage device from which data can be read out and new data

can be written in.

register A storage device with a specific capacity, such as a bit or byte.

reset A means of bringing a system back to a know state. See hardware reset and software reset.

ROM An acronym for read only memory. A data-storage device from which data can be read out, but new data cannot

be written in.

serial 1. Pertaining to a process in which all events occur one after the other.

2. Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or

channel.

settling time The time it takes for an output signal or value to stabilize after the input has changed from one value to another.

Document Number: 38-12025 Rev. AG Page 47 of 55



## Glossary (continued)

shift register A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.

slave device A device that allows another device to control the timing for data exchanges between two devices. Or when

devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master

device.

SRAM An acronym for static random access memory. A memory device where you can store and retrieve data at a high

rate of speed. The term static is used because, after a value is loaded into an SRAM cell, it remains unchanged

until it is explicitly altered or until power is removed from the device.

SROM An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate

circuitry, and perform Flash operations. The functions of the SROM may be accessed in normal user code,

operating from Flash.

stop bit A signal following a character or block that prepares the receiving device to receive the next character or block.

synchronous 1. A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.

2. A system whose operation is synchronized by a clock signal.

tri-state A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any

value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit,

allowing another output to drive the same net.

UART A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.

user modules Pre-build, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower

level Analog and Digital PSoC Blocks. User Modules also provide high level API (Application Programming

Interface) for the peripheral function.

user space The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal

program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during

the initialization phase of the program.

 $V_{DD}$  A name for a power net meaning "voltage drain." The most positive power supply signal. Usually 5 V or 3.3 V.

V<sub>SS</sub> A name for a power net meaning "voltage source." The most negative power supply signal.

watchdog timer A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.

Document Number: 38-12025 Rev. AG Page 48 of 55



## Errata

This section describes the errata for the  $PSoC^{\circledR}$  Programmable System-on-Chip CY8C21X34. Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability.

Contact your local Cypress Sales Representative if you have questions.

## **Part Numbers Affected**

Part Number	Ordering Information
CY8C21X34	CY8C21234-24SXI
	CY8C21234-24SXIT
	CY8C21334-24PVXI
	CY8C21334-24PVXIT
	CY8C21534-24PVXI
	CY8C21534-24PVXIT
	CY8C21434-24LFXI
	CY8C21434-24LFXIT
	CY8C21434-24LKXI
	CY8C21434-24LKXIT
	CY8C21634-24LFXI
	CY8C21634-24LFXIT
	CY8C21434-24LTXI
	CY8C21434-24LTXIT
	CY8C21434-24LQXI
	CY8C21434-24LQXIT
	CY8C21634-24LTXI
	CY8C21634-24LTXIT
	CY8C21001-24PVXI

## CY8C21X34 Qualification Status

**Product Status: Production** 

### CY8C21X34 Errata Summary

The following table defines the errata applicability to available CY8C21X34 family devices. An "X" indicates that the errata pertains to the selected device.

Note Errata items, in the table below, are hyperlinked. Click on any item entry to jump to its description.

Items	Part Number	Silicon Revision	Fix Status
[1.]. Internal Main Oscillator (IMO) Tolerance Deviation at Temperature Extremes	CY8C21X34	А	No fix is currently planned.
[2]. I2C Errors	CY8C21X34	А	No fix is currently planned.

### 1. Internal Main Oscillator (IMO) Tolerance Deviation at Temperature Extremes

#### **■** Problem Definition

Asynchronous Digital Communications Interfaces may fail framing beyond 0  $^{\circ}$ C to 70  $^{\circ}$ C. This problem does not affect end-product usage between 0  $^{\circ}$ C and 70  $^{\circ}$ C.

#### ■ Parameters Affected

The IMO frequency tolerance. The worst case deviation when operated below 0 °C and above +70 °C and within the upper and lower datasheet temperature range is ±5%.

### ■ Trigger Condition(S)

The asynchronous Rx/Tx clock source IMO frequency tolerance may deviate beyond the datasheet limit of ±2.5% when operated beyond the temperature range of 0 °C to +70 °C.

#### ■ Scope of Impact

This problem may affect UART, IrDA, and FSK implementations.

#### **■** Workaround

Implement a quartz crystal stabilized clock source on at least one end of the asynchronous digital communications interface.

## ■ Fix Status

No fix is currently planned.

#### 2. I<sup>2</sup>C Errors

#### **■** Problem Definition

The I<sup>2</sup>C block exhibits occasional data and bus corruption errors when the I<sup>2</sup>C master initiates transactions while the device is transitioning in to or out of sleep mode.

#### ■ Parameters Affected

Affects reliability of I<sup>2</sup>C communication to device, between I<sup>2</sup>C master, and third party I<sup>2</sup>C slaves.

## ■ Trigger Condition(S)

Triggered by transitions into and out of the device's sleep mode.

### ■ Scope of Impact

This problem may affect UART, IrDA, and FSK implementations.

#### ■ Workaround

Firmware workarounds are available in firmware. Generally the workaround consists of disconnecting the  $I^2C$  block from the bus prior to going to sleep modes.  $I^2C$  transactions during sleep are supported by a protocol in which the master wakes the device prior to the  $I^2C$  transaction

#### ■ Fix Status

Will not be fixed.

Document Number: 38-12025 Rev. AG Page 50 of 55



# **Document History Page**

Rev.	ECN	Orig. of Change	Submission Date	Description of Change	
**	227340	HMT	See ECN	New silicon and document (Revision **).	
*A	235992	SFV	See ECN	Updated Overview and Electrical Spec. chapters, along with revisions to the 24-Pin pinout part. Revised the register mapping tables. Added a SSOP 28-Pin part.	
*B	248572	SFV	See ECN	Changed title to include all part #s. Changed 28-Pin SSOP from CY8C21434 to CY8C21534. Changed pin 9 on the 28-Pin SSOP from SMP pin to Vss pin Added SMP block to architecture diagram. Update Electrical Specifications. Added another 32-Pin MLF part: CY8C21634.	
*C	277832	HMT	See ECN	Verify datasheet standards from SFV memo. Add Analog Input Mux to applicable pin outs. Update PSoC Characteristics table. Update diagrams and specs. Final.	
*D	285293	HMT	See ECN	Update 2.7 V DC GPIO spec. Add Reflow Peak Temp. table.	
*E	301739	HMT	See ECN	DC Chip-Level Specification changes. Update links to new CY.com Portal.	
*F	329104	НМТ	See ECN	Re-add pinout ISSP notation. Fix TMP register names. Clarify ADC feature. Update Electrical Specifications. Update Reflow Peak Temp. table. Add 32 MLF E-PAD dimensions. Add ThetaJC to Thermal Impedance table. Fix 20-Pin package order number. Add CY logo. Update CY copyright.	
*G	352736	HMT	See ECN	Add new color and logo. Add URL to preferred dimensions for mounting MLF packages. Update Transmitter and Receiver AC Digital Block Electrical Specifications.	
*H	390152	HMT	See ECN	Clarify MLF thermal pad connection info. Replace 16-Pin 300-MIL SOIC with correct 150-MIL.	
*	413404	HMT	See ECN	Update 32-Pin QFN E-Pad dimensions and rev. *A. Update CY branding and QFN convention.	
*J	430185	HMT	See ECN	Add new 32-Pin 5x5 mm 0.60 thickness QFN package and diagram, CY8C21434-24LKXI. Update thermal resistance data. Add 56-Pin SSOP on-chip debug non-production part, CY8C21001-24PVXI. Update typical and recommended Storage Temperature per industrial specs. Update copyright and trademarks.	
*K	677717	HMT	See ECN	Add CapSense SNR requirement reference. Add new Dev. Tool section. Add CY8C20x34 to PSoC Device Characteristics table. Add Low Power Comparator (LPC) AC/DC electrical spec. tables. Update rev. of 32-Lead (5x5 mm 0.60 MAX) QFN package diagram.	
*L	2147847	UVS / PYRS	02/27/08	Added 32-Pin QFN Sawn pin diagram, package diagram, and ordering information.	
*M	2273246	UVS / AESA	04/01/08	Added 32 pin thin sawn package diagram.	
*N	2618124	OGNE / PYRS	12/09/08	Added Note in Ordering Information section. Changed title from PSoC Mixed-Signal Array to PSoC Programmable System-on-Chip	
*0	2684145	SNV / AESA	04/06/2009	Updated 32-Pin Sawn QFN package dimension for CY8C21434-24LTXIT Updated Getting Started, Development Tools, and Designing with PSoC Designer Sections	
*P	2693024	DPT / PYRS	04/16/2009	Updated 32-Pin Sawn QFN package diagram	
*Q	2720594	BRW	06/22/09	Corrected ohm symbol and parenthesis in figure caption (Fig.25) Removed references to mixed-sginal array from the text. Updated Development Tools Selection section.	

Document Number: 38-12025 Rev. AG Page 51 of 55

## **Document History Page** (continued)

Rev.	ECN	Orig. of Change	Submission Date	Description of Change
*R	2762499	JVY	09/11/2009	Updated DC GPIO, AC Chip-Level, and AC Programming Specifications as follows: Modified F <sub>IMO6</sub> and T <sub>WRITE</sub> specifications. Replaced T <sub>RAMP</sub> (time) specification with SR <sub>POWER_UP</sub> (slew rate) specification. Added note [11] to Flash Endurance specification. Added I <sub>OH</sub> , I <sub>OL</sub> , DC <sub>ILO</sub> , F <sub>32K_U</sub> , T <sub>POWERUP</sub> , T <sub>ERASEALL</sub> , T <sub>PROGRAM_HOT</sub> , and T <sub>PROGRAM_COLD</sub> specifications.
*\$	2900687	MAXK / NJF	03/30/2010	Updated The Analog Multiplexer System. Updated Cypress website links. Added T <sub>BAKETEMP</sub> and T <sub>BAKETIME</sub> parameters in Absolute Maximum Ratings Removed DC Low Power Comparator section. Updated 5-V and 3.3-V AC Chip-Level Specifications. Removed AC Low Power Comparator and AC Analog Mux Bus sections. Updated note in Packaging Information and package diagrams. Added 56 SSOP values for Thermal Impedances, Solder Reflow Specifications. Removed Third Party Tools and Build a PSoC Emulator into your Board. Updated Ordering Code Definitions. Removed inactive parts from Ordering Information Removed obsolete package spec 001-06392. Updated links in Sales, Solutions, and Legal Information.
*T	2937578	VMAD	05/26/2010	Updated content to match current style guide and data sheet template. No technical updates.
*U	3005573	NJF	09/02/10	Added PSoC Device Characteristics table. Added DC I <sup>2</sup> C Specifications table. Added F <sub>32K U</sub> max limit. Added Tjit_IMO specification, removed existing jitter specifications. Updated Units of Measure, Acronyms, Glossary, and References sections. Updated solder reflow specifications. No specific changes were made to AC Digital Block Specifications table and I <sup>2</sup> C Timing Diagram. They were updated for clearer understanding. Template and styles update.
*V	3068269	ARVM	10/21/2010	Removed pruned parts CY8C21434-24LKXI and CY8C21434-24LKXIT from Ordering Information.
*W	3281271	VMAD	08/23/2011	Under Table 20 on page 28 "Notes" section, the text "2.4 V < $V_{CC}$ < 3.0 V" is changed to "2.4 V < $V_{DD}$ < 3.0 V". Updated Solder Reflow Specifications. Changed package diagram from 51-85188 *D to 001-30999 *C for QFN32 package.
*X	3383568	GIR	10/05/2011	The text "Pin must be left floating" is included under Description of NC pin in CY8C21001 56-pin SSOP Pin Definitions on page 14. Changed spec 001-30999 from 32-Pin ( $5 \times 5$ mm 0.93 Max) Sawn QFN to 32-Pin ( $5 \times 5$ mm 1.0 Max) Sawn QFN Removed pruned parts CY8C21434-24LCXI and CY8C21434-24LCXIT from the Ordering Information table.
*Y	3659297	YLIU	07/26/2012	Updated Packaging Information (Removed spec 001-44368).

## **Document History Page** (continued)

Rev.	ECN	Orig. of Change	Submission Date	Description of Change
*Z	3902039	VNJ	02/12/2013	Updated Electrical Specifications (Updated AC Electrical Characteristics (Updated AC Chip-Level Specifications (Updated Table 16 (Changed minimum value of F <sub>IMO6</sub> parameter from 5.5 MHz to 5.52 MHz, changed maximum value of F <sub>IMO6</sub> parameter from 6.5 MHz to 6.48 MHz), updated Table 17 (Changed minimum value of F <sub>IMO12</sub> parameter from 11.5 MHz to 11.04 MHz, changed maximum value of F <sub>IMO12</sub> parameter from 12.7 MHz to 12.96 MHz, changed minimum value of F <sub>IMO6</sub> parameter from 5.5 MHz to 5.52 MHz, changed maximum value of F <sub>IMO6</sub> parameter from 6.5 MHz to 6.48 MHz)))).  Updated Packaging Information: spec 51-85068 – Changed revision from *D to *E. spec 001-30999 – Changed revision from *C to *D.
				spec 001-48913 – Changed revision from *B to *C. spec 51-85062 – Changed revision from *E to *F.
AA	3993249	SLAN	05/07/2013	Added Errata.
AB	4076892	SLAN	07/25/2013	Added Errata footnotes (Notes 1, 2, 3, 4, 5, 8, 28, 33, 40).
				Updated Features: Added Note 1 and referred in "Internal ±2.5% 24- / 48-MHz main oscillator". Added Note 2 and referred in "I <sup>2</sup> C" under "Additional system resources".
				Updated PSoC Functional Overview: Updated The PSoC Core: Added Note 3 and referred in "24 MHz". Added Note 4 and referred in "I <sup>2</sup> C" under "System resources provide these additional capabilities". Updated The Digital System: Added Note 4 and referred in "I <sup>2</sup> C slave and multi-master". Updated Additional System Resources: Added Note 5 and referred in "I <sup>2</sup> C".
				Updated Development Tools: Added Note 8 and referred in "I <sup>2</sup> C" under "Built-in support for communication interfaces".
				Updated Electrical Specifications: Updated AC Electrical Characteristics: Updated AC Chip-Level Specifications: Added Note 28 and referred in "F <sub>IMO24</sub> " and "F <sub>IMO6</sub> " parameters in Table 16 Added Note 33 and referred in "F <sub>IMO12</sub> " and "F <sub>IMO6</sub> " parameters in Table 17 Updated AC I2C [40] Specifications: Added Note 40 and referred in the heading.
				Updated to new template.
				Completing Sunset Review.
AC	4143112	DCHE	10/01/2013	Updated Packaging Information: spec 001-48913 – Changed revision from *C to *D.
				Updated Ordering Information (Updated part numbers).
				Updated Reference Documents: Removed references of spec 001-14503 and spec 001-17397 as these spec are obsolete.

# **Document History Page** (continued)

Document Title: CY8C21634/CY8C21534/CY8C21434/CY8C21334/CY8C21234, PSoC <sup>®</sup> Programmable System-on-Chip™ Document Number: 38-12025				
Rev.	ECN	Orig. of Change	Submission Date	Description of Change
AD	4338103	PRKU	04/15/2014	Updated Pin Information: Updated CY8C21234 16-pin SOIC Pin Definitions (corresponding to CY8C21234): Added Note 9 and referred the same note in the description of pin 6 and pin 8. Updated CY8C21334 20-pin SSOP Pin Definitions (corresponding to CY8C21334): Added Note 11 and referred the same note in the description of pin 5 and pin 10. Updated CY8C21534 28-pin SSOP Pin Definitions (corresponding to CY8C21534): Added Note 13 and referred the same note in the description of pin 9 and pin 14. Updated CY8C21434/CY8C21634 32-pin QFN Pin Definitions (corresponding to CY8C21434/CY8C21634): Added Note 16 and referred the same note in the description of pin 7, pin 12 and pin 32. Updated CY8C21001 56-pin SSOP Pin Definitions (corresponding to CY8C21001): Added Note 18 and referred the same note in the description of pin 17, pin 18 and pin 28. Updated Packaging Information: Updated "Important Note" below Figure 18. Updated Thermal Impedances: Updated Note 43 referred in Table 29.
AE	4531967	DCHE	10/10/2014	Added More Information.  Added PSoC Designer.
AF	4593771	DIMA	12/11/2014	Updated Pin Information: Updated CY8C21001 56-pin SSOP Pin Definitions: Referred Note 18 in description of pin 1.  Updated Packaging Information: spec 51-85077 – Changed revision from *E to *F. spec 51-85079 – Changed revision from *E to *F.
AG	4670626	DCHE	02/25/2015	Changed the part number from CY8C21234 to CY8C21X34 in Errata.

Document Number: 38-12025 Rev. AG



## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive Clocks & Buffers

Interface

Lighting & Power Control

Memory PSoC

Touch Sensing USB Controllers

Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

## PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

## **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

## **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-12025 Rev. AG

Revised February 25, 2015

Page 55 of 55



OOO «ЛайфЭлектроникс" "LifeElectronics" LLC

ИНН 7805602321 КПП 780501001 P/C 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 3010181090000000703 БИК 044030703

Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

## Мы предлагаем:

- Конкурентоспособные цены и скидки постоянным клиентам.
- Специальные условия для постоянных клиентов.
- Подбор аналогов.
- Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.
- Приемлемые сроки поставки, возможна ускоренная поставка.
- Доставку товара в любую точку России и стран СНГ.
- Комплексную поставку.
- Работу по проектам и поставку образцов.
- Формирование склада под заказчика.
- Сертификаты соответствия на поставляемую продукцию (по желанию клиента).
- Тестирование поставляемой продукции.
- Поставку компонентов, требующих военную и космическую приемку.
- Входной контроль качества.
- Наличие сертификата ISO.

В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- Регистрацию проекта у производителя компонентов.
- Техническую поддержку проекта.
- Защиту от снятия компонента с производства.
- Оценку стоимости проекта по компонентам.
- Изготовление тестовой платы монтаж и пусконаладочные работы.



Тел: +7 (812) 336 43 04 (многоканальный) Email: org@lifeelectronics.ru