# **NANALOG**<br>DEVICES

### Blackfin+ Core Embedded Processor

### [ADSP-BF700/](http://www.analog.com/adsp-bf700?doc=ADSP-BF700_BF701_BF702_BF703_BF704_BF705_BF706_BF707.pdf)[701](http://www.analog.com/adsp-bf701?doc=ADSP-BF700_BF701_BF702_BF703_BF704_BF705_BF706_BF707.pdf)[/702](http://www.analog.com/adsp-bf702?doc=ADSP-BF700_BF701_BF702_BF703_BF704_BF705_BF706_BF707.pdf)[/703/](http://www.analog.com/adsp-bf703?doc=ADSP-BF700_BF701_BF702_BF703_BF704_BF705_BF706_BF707.pdf)[704/](http://www.analog.com/adsp-bf704?doc=ADSP-BF700_BF701_BF702_BF703_BF704_BF705_BF706_BF707.pdf)[705](http://www.analog.com/adsp-bf705?doc=ADSP-BF700_BF701_BF702_BF703_BF704_BF705_BF706_BF707.pdf)[/706](http://www.analog.com/adsp-bf706?doc=ADSP-BF700_BF701_BF702_BF703_BF704_BF705_BF706_BF707.pdf)[/707](http://www.analog.com/adsp-bf707?doc=ADSP-BF700_BF701_BF702_BF703_BF704_BF705_BF706_BF707.pdf)

#### **FEATURES**

- **Blackfin+ core with up to 400 MHz performance**
	- **Dual 16-bit or single 32-bit MAC support per cycle 16-bit complex MAC and many other instruction set enhancements**
- **Instruction set compatible with previous Blackfin products Low-cost packaging**
	- **88-Lead LFCSP\_VQ (QFN) package (12 mm × 12 mm), RoHS compliant**
	- **184-Ball CSP\_BGA package (12 mm × 12 mm × 0.8 mm pitch), RoHS compliant**
- **Low system power with < 100 mW core domain power at 400 MHz (< 0.25 mW/MHz) at 25°C T<sub>JUNCTION</sub>**

#### **PERIPHERALS FEATURES**

**See [Figure 1,](#page-0-0) Processor Block Diagram and [Table 1,](#page-2-0) Processor Comparison**

#### **MEMORY**

- **136 kB L1 SRAM with multi-parity-bit protection (64 kB instruction, 64 kB data, 8 kB scratchpad)**
- **Large on-chip L2 SRAM with ECC protection**
- **256 kB, 512 kB, 1 MB variants**

**On-chip L2 ROM (512 kB)**

- **L3 interface (CSP\_BGA only) optimized for lowest system power, providing 16-bit interface to DDR2 or LPDDR DRAM devices (up to 200 MHz)**
- **Security and one-time-programmable memory**
- **Crypto hardware accelerators**
- **Fast secure boot for IP protection**
- **memDMA encryption/decryption for fast run-time security**



#### Figure 1. Processor Block Diagram

<span id="page-0-0"></span>Blackfin+ is a trademark of Analog Devices, Inc.; Blackfin and the Blackfin logo are registered trademarks of Analog Devices, Inc.

#### **Rev. A [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADSP-BF700_BF701_BF702_BF703_BF704_BF705_BF706_BF707.pdf&product=ADSP-BF700%20ADSP-BF701%20ADSP-BF702%20ADSP-BF703%20ADSP-BF704%20ADSP-BF705%20ADSP-BF706%20ADSP-BF707&rev=A)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A.** ©2015 Analog Devices, Inc. All rights reserved. **[Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html ) [www.analog.com](http://www.analog.com)**

### TABLE OF CONTENTS



#### **REVISION HISTORY**

#### **9/15—Rev. 0 to Rev. A**





### <span id="page-2-1"></span>GENERAL DESCRIPTION

The ADSP-BF70x processor is a member of the Blackfin<sup>®</sup> family of products. The Blackfin processor combines a dual-MAC 16-bit state-of-the-art signal processing engine, the advantages of a clean, orthogonal RISC-like microprocessor instruction set, and single-instruction, multiple-data (SIMD) multimedia capabilities into a single instruction-set architecture. New enhancements to the Blackfin+ core add 32-bit MAC and 16-bit complex MAC support, cache enhancements, branch prediction and other instruction set improvements—all while maintaining instruction set compatibility to previous Blackfin products.

The processor offers performance up to 400 MHz, as well as low static power consumption. Produced with a low-power and lowvoltage design methodology, they provide world-class power management and performance.

By integrating a rich set of industry-leading system peripherals and memory (shown in [Table 1](#page-2-0)), the Blackfin processor is the platform of choice for next-generation applications that require RISC-like programmability, multimedia support, and leadingedge signal processing in one integrated package. These applications span a wide array of markets, from automotive systems to embedded industrial, instrumentation, video/image analysis, biometric and power/motor control applications.

#### <span id="page-2-0"></span>**Table 1. Processor Comparison**



 $^{\rm 1}$  Other speed grades available.

#### <span id="page-3-0"></span>**BLACKFIN+ PROCESSOR CORE**

As shown in [Figure 1,](#page-0-0) the processor integrates a Blackfin+ processor core. The core, shown in [Figure 2](#page-3-1), contains two 16-bit multipliers, one 32-bit multiplier, two 40-bit accumulators (which may be used together as a 72-bit accumulator), two 40-bit ALUs, one 72-bit ALU, four video ALUs, and a 40-bit shifter. The computation units process 8-, 16-, or 32-bit data from the register file.

The compute register file contains eight 32-bit registers. When performing compute operations on 16-bit operand data, the register file operates as 16 independent 16-bit registers. All operands for compute operations come from the multiported register file and instruction constant fields.

The core can perform two 16-bit by 16-bit multiply-accumulates or one 32-bit multiply-accumulate in each cycle. Signed and unsigned formats, rounding, saturation, and complex multiplies are supported.

The ALUs perform a traditional set of arithmetic and logical operations on 16-bit or 32-bit data. In addition, many special instructions are included to accelerate various signal processing tasks. These include bit operations such as field extract and population count, divide primitives, saturation and rounding, and sign/exponent detection. The set of video instructions include byte alignment and packing operations, 16-bit and 8-bit adds with clipping, 8-bit average operations, and 8-bit subtract/absolute value/accumulate (SAA) operations. Also provided are the compare/select and vector search instructions.

For certain instructions, two 16-bit ALU operations can be performed simultaneously on register pairs (a 16-bit high half and 16-bit low half of a compute register). If a second ALU is used, quad 16-bit operations are possible.

The 40-bit shifter can perform shifts and rotates and is used to support normalization, field extract, and field deposit instructions.



<span id="page-3-1"></span>Figure 2. Blackfin+ Processor Core

The program sequencer controls the flow of instruction execution, including instruction alignment and decoding. For program flow control, the sequencer supports PC relative and indirect conditional jumps (with dynamic branch prediction), and subroutine calls. Hardware supports zero-overhead looping. The architecture is fully interlocked, meaning that the programmer need not manage the pipeline when executing instructions with data dependencies.

The address arithmetic unit provides two addresses for simultaneous dual fetches from memory. It contains a multiported register file consisting of four sets of 32-bit index, modify, length, and base registers (for circular buffering), and eight additional 32-bit pointer registers (for C-style indexed stack manipulation).

The Blackfin processor supports a modified Harvard architecture in combination with a hierarchical memory structure. Level 1 (L1) memories are those that typically operate at the full processor speed with little or no latency. At the L1 level, the instruction memory holds instructions only. The data memory holds data, and a dedicated scratchpad data memory stores stack and local variable information.

In addition, multiple L1 memory blocks are provided, offering a configurable mix of SRAM and cache. The memory management unit (MMU) provides memory protection for individual tasks that may be operating on the core and can protect system registers from unintended access.

The architecture provides three modes of operation: user mode, supervisor mode, and emulation mode. User mode has restricted access to certain system resources, thus providing a protected software environment, while supervisor mode has unrestricted access to the system and core resources.

#### <span id="page-4-0"></span>**INSTRUCTION SET DESCRIPTION**

The Blackfin processor instruction set has been optimized so that 16-bit opcodes represent the most frequently used instructions, resulting in excellent compiled code density. Complex DSP instructions are encoded into 32-bit opcodes, representing fully featured multifunction instructions. The Blackfin processor supports a limited multi-issue capability, where a 32-bit instruction can be issued in parallel with two 16-bit instructions, allowing the programmer to use many of the core resources in a single instruction cycle.

The Blackfin processor family assembly language instruction set employs an algebraic syntax designed for ease of coding and readability. The instructions have been specifically tuned to provide a flexible, densely encoded instruction set that compiles to a very small final memory size. The instruction set also provides fully featured multifunction instructions that allow the programmer to use many of the processor core resources in a single instruction. Coupled with many features more often seen on microcontrollers, this instruction set is very efficient when compiling C and C++ source code. In addition, the architecture supports both user (algorithm/application code) and supervisor (O/S kernel, device drivers, debuggers, ISRs) modes of operation, allowing multiple levels of access to core processor resources.

The assembly language, which takes advantage of the processor's unique architecture, offers the following advantages:

- Seamlessly integrated DSP/MCU features are optimized for both 8-bit and 16-bit operations.
- A multi-issue load/store modified-Harvard architecture, which supports two 16-bit MAC or four 8-bit ALU + two load/store + two pointer updates per cycle.
- All registers, I/O, and memory are mapped into a unified 4G byte memory space, providing a simplified programming model.
- Control of all asynchronous and synchronous events to the processor is handled by two subsystems: the core event controller (CEC) and the system event controller (SEC).
- Microcontroller features, such as arbitrary bit and bit-field manipulation, insertion, and extraction; integer operations on 8-, 16-, and 32-bit data-types; and separate user and supervisor stack pointers.
- Code density enhancements, which include intermixing of 16-bit and 32-bit instructions (no mode switching, no code segregation). Frequently used instructions are encoded in 16 bits.

#### <span id="page-4-1"></span>**PROCESSOR INFRASTRUCTURE**

The following sections provide information on the primary infrastructure components of the ADSP-BF70x processor.

#### **DMA Controllers**

The processor uses direct memory access (DMA) to transfer data within memory spaces or between a memory space and a peripheral. The processor can specify data transfer operations and return to normal processing while the fully integrated DMA controller carries out the data transfers independent of processor activity.

DMA transfers can occur between memory and a peripheral or between one memory and another memory. Each memory-tomemory DMA stream uses two channels, where one channel is the source channel, and the second is the destination channel.

All DMAs can transport data to and from all on-chip and offchip memories. Programs can use two types of DMA transfers, descriptor-based or register-based. Register-based DMA allows the processor to directly program DMA control registers to initiate a DMA transfer. On completion, the control registers may be automatically updated with their original setup values for continuous transfer. Descriptor-based DMA transfers require a set of parameters stored within memory to initiate a DMA sequence. Descriptor-based DMA transfers allow multiple DMA sequences to be chained together and a DMA channel can be programmed to automatically set up and start another DMA transfer after the current sequence completes.

The DMA controller supports the following DMA operations.

- A single linear buffer that stops on completion.
- A linear buffer with negative, positive, or zero stride length.
- A circular, auto-refreshing buffer that interrupts when each buffer becomes full.

- A similar buffer that interrupts on fractional buffers (for example, 1/2, 1/4).
- 1D DMA—uses a set of identical ping-pong buffers defined by a linked ring of two-word descriptor sets, each containing a link pointer and an address.
- 1D DMA—uses a linked list of 4 word descriptor sets containing a link pointer, an address, a length, and a configuration.
- 2D DMA—uses an array of one-word descriptor sets, specifying only the base DMA address.
- 2D DMA—uses a linked list of multi-word descriptor sets, specifying everything.

#### **Event Handling**

The processor provides event handling that supports both nesting and prioritization. Nesting allows multiple event service routines to be active simultaneously. Prioritization ensures that servicing of a higher-priority event takes precedence over servicing of a lower-priority event. The processor provides support for five different types of events:

- Emulation—An emulation event causes the processor to enter emulation mode, allowing command and control of the processor through the JTAG interface.
- Reset—This event resets the processor.
- Nonmaskable interrupt (NMI)—The NMI event can be generated either by the software watchdog timer, by the NMI input signal to the processor, or by software. The NMI event is frequently used as a power-down indicator to initiate an orderly shutdown of the system.
- Exceptions—Events that occur synchronously to program flow (in other words, the exception is taken before the instruction is allowed to complete). Conditions such as data alignment violations and undefined instructions cause exceptions.
- Interrupts —Events that occur asynchronously to program flow. They are caused by input signals, timers, and other peripherals, as well as by an explicit software instruction.

#### **System Event Controller (SEC)**

The SEC manages the enabling, prioritization, and routing of events from each system interrupt or fault source. Additionally, it provides notification and identification of the highest priority active system interrupt request to the core and routes system fault sources to its integrated fault management unit. The SEC triggers core general-purpose interrupt IVG11. It is recommended that IVG11 be set to allow self-nesting. The four lower priority interrupts (IVG15-12) may be used for software interrupts.

#### **Trigger Routing Unit (TRU)**

The TRU provides system-level sequence control without core intervention. The TRU maps trigger masters (generators of triggers) to trigger slaves (receivers of triggers). Slave endpoints can be configured to respond to triggers in various ways. Common applications enabled by the TRU include:

- Automatically triggering the start of a DMA sequence after a sequence from another DMA channel completes
- Software triggering
- Synchronization of concurrent activities

#### **General-Purpose I/O (GPIO)**

Each general-purpose port pin can be individually controlled by manipulation of the port control, status, and interrupt registers:

- GPIO direction control register—Specifies the direction of each individual GPIO pin as input or output.
- GPIO control and status registers—A write one to modify mechanism allows any combination of individual GPIO pins to be modified in a single instruction, without affecting the level of any other GPIO pins.
- GPIO interrupt mask registers—Allow each individual GPIO pin to function as an interrupt to the processor. GPIO pins defined as inputs can be configured to generate hardware interrupts, while output pins can be triggered by software interrupts.
- GPIO interrupt sensitivity registers—Specify whether individual pins are level- or edge-sensitive and specify—if edge-sensitive—whether just the rising edge or both the rising and falling edges of the signal are significant.

#### **Pin Interrupts**

Every port pin on the processor can request interrupts in either an edge-sensitive or a level-sensitive manner with programmable polarity. Interrupt functionality is decoupled from GPIO operation. Three system-level interrupt channels (PINT0–3) are reserved for this purpose. Each of these interrupt channels can manage up to 32 interrupt pins. The assignment from pin to interrupt is not performed on a pin-by-pin basis. Rather, groups of eight pins (half ports) can be flexibly assigned to interrupt channels.

Every pin interrupt channel features a special set of 32-bit memory-mapped registers that enable half-port assignment and interrupt management. This includes masking, identification, and clearing of requests. These registers also enable access to the respective pin states and use of the interrupt latches, regardless of whether the interrupt is masked or not. Most control registers feature multiple MMR address entries to write-one-to-set or write-one-to-clear them individually.

#### **Pin Multiplexing**

The processor supports a flexible multiplexing scheme that multiplexes the GPIO pins with various peripherals. A maximum of 4 peripherals plus GPIO functionality is shared by each GPIO pin. All GPIO pins have a bypass path feature—that is, when the

output enable and the input enable of a GPIO pin are both active, the data signal before the pad driver is looped back to the receive path for the same GPIO pin.

#### <span id="page-6-0"></span>**MEMORY ARCHITECTURE**

The processor views memory as a single unified 4G byte address space, using 32-bit addresses. All resources, including internal memory, external memory, and I/O control registers, occupy separate sections of this common address space. The memory portions of this address space are arranged in a hierarchical structure to provide a good cost/performance balance of some very fast, low-latency core-accessible memory as cache or SRAM, and larger, lower-cost and performance interface-accessible memory systems. See [Figure 3.](#page-6-1)

#### **Internal (Core-Accessible) Memory**

The L1 memory system is the highest-performance memory available to the Blackfin+ processor core.

The core has its own private L1 memory. The modified Harvard architecture supports two concurrent 32-bit data accesses along with an instruction fetch at full processor speed which provides high-bandwidth processor performance. In the core, a 64K byte block of data memory partners with an 64K byte memory block for instruction storage. Each data block is multibanked for efficient data exchange through DMA and can be configured as SRAM. Alternatively, 16K bytes of each block can be configured in L1 cache mode. The four-way set-associative instruction cache and the 2 two-way set-associative data caches greatly accelerate memory access performance, especially when accessing external memories.

The L1 memory domain also features a 8K byte data SRAM block which is ideal for storing local variables and the software stack. All L1 memory is protected by a multi-parity-bit concept, regardless of whether the memory is operating in SRAM or cache mode.

Outside of the L1 domain, L2 and L3 memories are arranged using a Von Neumann topology. The L2 memory domain is a unified instruction and data memory and can hold any mixture of code and data required by the system design. The L2 memory domain is accessible by the Blackfin+ core through a dedicated 64-bit interface. It operates at SYSCLK frequency.

The processor features up to 1M byte of L2 SRAM, which is ECC-protected and organized in eight banks. Individual banks can be made private to any system master. There is also a 512K byte single-bank ROM in the L2 domain. It contains boot code, security code, and general-purpose ROM space.

#### **OTP Memory**

The processor features 4 kB of one-time-programmable (OTP) memory which is memory-map accessible. This memory stores a unique chip identification and is used to support secure-boot and secure operation.



<span id="page-6-1"></span>Figure 3. ADSP-BF706/ADSP-BF707 Internal/External Memory Map

#### **Static Memory Controller (SMC)**

The SMC can be programmed to control up to two blocks of external memories or memory-mapped devices, with very flexible timing parameters. Each block occupies a 8K byte segment regardless of the size of the device used.

#### **Dynamic Memory Controller (DMC)**

The DMC includes a controller that supports JESD79-2E compatible double-data-rate (DDR2) SDRAM and JESD209A lowpower DDR (LPDDR) SDRAM devices. The DMC PHY features on-die termination on all data and data strobe pins that can be used during reads.

#### **I/O Memory Space**

The processor does not define a separate I/O space. All resources are mapped through the flat 32-bit address space. Onchip I/O devices have their control registers mapped into memory-mapped registers (MMRs) at addresses in a region of the 4G byte address space. These are separated into two smaller blocks, one which contains the control MMRs for all core functions, and the other which contains the registers needed for setup and control of the on-chip peripherals outside of the core. The MMRs are accessible only in supervisor mode and appear as reserved space to on-chip peripherals.

#### **Booting**

The processor has several mechanisms for automatically loading internal and external memory after a reset. The boot mode is defined by the SYS\_BMODE input pins dedicated for this purpose. There are two categories of boot modes. In master boot mode, the processor actively loads data from serial memories. In slave boot modes, the processor receives data from external host devices.

The boot modes are shown in [Table 2.](#page-7-2) These modes are implemented by the SYS\_BMODE bits of the reset configuration register and are sampled during power-on resets and softwareinitiated resets.

#### <span id="page-7-2"></span>**Table 2. Boot Modes**



#### <span id="page-7-0"></span>**SECURITY FEATURES**

The ADSP-BF70x processor supports standards-based hardware-accelerated encryption, decryption, authentication, and true random number generation.

The following hardware-accelerated cryptographic ciphers are supported:

- AES in ECB, CBC, ICM, and CTR modes with 128-, 192-, and 256-bit keys
- DES in ECB and CBC mode with 56-bit key
- 3DES in ECB and CBC mode with 3x 56-bit key

The following hardware-accelerated hash functions are supported:

- $\bullet$  SHA-1
- SHA-2 with 224-bit and 256-bit digest
- HMAC transforms for SHA-1 and SHA-2

Public key accelerator is available to offload computation-intensive public key cryptography operations.

Both a hardware-based nondeterministic random number generator and pseudo-random number generator are available. The TRNG also provides HW post-processing to meet NIST requirements of FIPS 140-2, while the PRNG is ANSI X9.31 compliant.

Secure boot is also available with 224-bit elliptic curve digital signatures ensuring integrity and authenticity of the boot stream. Optionally, confidentiality is also ensured through AES-128 encryption.

#### **CAUTION**



This product includes security features that can be used to protect embedded nonvolatile memory contents and prevent execution of unauthorized code. When security is enabled on this device (either by the ordering party or the subsequent receiving parties), the ability of Analog Devices to conduct failure analysis on returned devices is limited. Contact Analog Devices for details on the failure analysis limitations for this device.

Secure debug is also employed to allow only trusted users to access the system with debug tools.

#### <span id="page-7-1"></span>**PROCESSOR SAFETY FEATURES**

The ADSP-BF70x processor has been designed for functional safety applications. While the level of safety is mainly dominated by the system concept, the following primitives are provided by the devices to build a robust safety concept.

#### **Multi-Parity-Bit-Protected L1 Memories**

In the processor's L1 memory space, whether SRAM or cache, each word is protected by multiple parity bits to detect the single event upsets that occur in all RAMs. This applies both to L1 instruction and data memory spaces.

#### **ECC-Protected L2 Memories**

Error correcting codes (ECC) are used to correct single event upsets. The L2 memory is protected with a single error correctdouble error detect (SEC-DED) code. By default ECC is enabled, but it can be disabled on a per-bank basis. Single-bit errors are transparently corrected. Dual-bit errors can issue a

system event or fault if enabled. ECC protection is fully transparent to the user, even if L2 memory is read or written by 8-bit or 16-bit entities.

#### **CRC-Protected Memories**

While parity bit and ECC protection mainly protect against random soft errors in L1 and L2 memory cells, the CRC engines can be used to protect against systematic errors (pointer errors) and static content (instruction code) of L1, L2, and even L3 memories (DDR2, LPDDR). The processor features two CRC engines which are embedded in the memory-to-memory DMA controllers. CRC checksums can be calculated or compared on the fly during memory transfers, or one or multiple memory regions can be continuously scrubbed by a single DMA work unit as per DMA descriptor chain instructions. The CRC engine also protects data loaded during the boot process.

#### **Memory Protection**

The Blackfin+ core features a memory protection concept, which grants data and/or instruction accesses to enabled memory regions only. A supervisor mode vs. user mode programming model supports dynamically varying access rights. Increased flexibility in memory page size options supports a simple method of static memory partitioning.

#### **System Protection**

The system protection unit (SPU) guards against accidental or unwanted access to the MMR space of a peripheral by providing a write-protection mechanism. The user is able to choose and configure the peripherals that are protected as well as configure which ones of the four system MMR masters (core, memory DMA, the SPI host port, and Coresight debug) the peripherals are guarded against.

The SPU is also part of the security infrastructure. Along with providing write-protection functionality, the SPU is employed to define which resources in the system are secure or non-secure and to block access to secure resources from non-secure masters.

Synonymously, the system memory protection unit (SMPU) provides memory protection against read and/or write transactions to defined regions of memory. There are two SMPU units in the ADSP-BF70x processors. One is for the L2 memory and the other is for the external DDR memory.

The SMPU is also part of the security infrastructure. It allows the user to not only protect against arbitrary read and/or write transactions, but it also allows regions of memory to be defined as secure and prevent non-secure masters from accessing those memory regions.

#### **Watchpoint Protection**

The primary purpose of watchpoints and hardware breakpoints is to serve emulator needs. When enabled, they signal an emulator event whenever user-defined system resources are accessed or the core executes from user-defined addresses. Watchpoint events can be configured such that they signal the events to the fault management unit of the SEC.

#### **Watchdog**

The on-chip software watchdog timer can supervise the Blackfin+ core.

#### **Bandwidth Monitor**

Memory-to-memory DMA channels are equipped with a bandwidth monitor mechanism. They can signal a system event or fault when transactions tend to starve because system buses are fully loaded with higher-priority traffic.

#### **Signal Watchdogs**

The eight general-purpose timers feature modes to monitor offchip signals. The watchdog period mode monitors whether external signals toggle with a period within an expected range. The watchdog width mode monitors whether the pulse widths of external signals are within an expected range. Both modes help to detect undesired toggling (or lack thereof) of system-level signals.

#### **Up/Down Count Mismatch Detection**

The GP counter can monitor external signal pairs, such as request/grant strobes. If the edge count mismatch exceeds the expected range, the GP counter can flag this to the processor or to the fault management unit of the SEC.

#### **Fault Management**

The fault management unit is part of the system event controller (SEC). Any system event, whether a dual-bit uncorrectable ECC error, or any peripheral status interrupt, can be defined as being a fault. Additionally, the system events can be defined as an interrupt to the core. If defined as such, the SEC forwards the event to the fault management unit, which may automatically reset the entire device for reboot, or simply toggle the SYS\_FAULT output pin to signal off-chip hardware. Optionally, the fault management unit can delay the action taken through a keyed sequence, to provide a final chance for the Blackfin+ core to resolve the issue and to prevent the fault action from being taken.

#### <span id="page-8-0"></span>**ADDITIONAL PROCESSOR PERIPHERALS**

The processor contains a rich set of peripherals connected to the core through several high-bandwidth buses, providing flexibility in system configuration as well as excellent overall system performance (see the block diagram [on Page 1](#page-0-0)). The processor contains high-speed serial and parallel ports, an interrupt controller for flexible management of interrupts from the on-chip peripherals or external sources, and power management control functions to tailor the performance and power characteristics of the processor and system to many application scenarios.

The following sections describe additional peripherals that were not previously described.

#### **Timers**

The processor includes several timers which are described in the following sections.

#### **General-Purpose Timers**

There is one GP timer unit, and it provides eight general-purpose programmable timers. Each timer has an external pin that can be configured either as a pulse width modulator (PWM) or timer output, as an input to clock the timer, or as a mechanism for measuring pulse widths and periods of external events. These timers can be synchronized to an external clock input on the TIMER\_TMRx pins, an external TIMER\_CLK input pin, or to the internal SCLK0.

These timer units can be used in conjunction with the UARTs and the CAN controller to measure the width of the pulses in the data stream to provide a software auto-baud detect function for the respective serial channels.

The GP timers can generate interrupts to the processor core, providing periodic events for synchronization to either the system clock or to external signals. Timer events can also trigger other peripherals through the TRU (for instance, to signal a fault). Each timer may also be started and/or stopped by any TRU master without core intervention.

#### **Core Timer**

The processor core also has its own dedicated timer. This extra timer is clocked by the internal processor clock and is typically used as a system tick clock for generating periodic operating system interrupts.

#### **Watchdog Timer**

The core includes a 32-bit timer, which may be used to implement a software watchdog function. A software watchdog can improve system availability by forcing the processor to a known state, through generation of a hardware reset, nonmaskable interrupt (NMI), or general-purpose interrupt, if the timer expires before being reset by software. The programmer initializes the count value of the timer, enables the appropriate interrupt, then enables the timer. Thereafter, the software must reload the counter before it counts down to zero from the programmed value. This protects the system from remaining in an unknown state where software that would normally reset the timer has stopped running due to an external noise condition or software error.

After a reset, software can determine if the watchdog was the source of the hardware reset by interrogating a status bit in its timer control register that is set only upon a watchdog-generated reset.

#### <span id="page-9-0"></span>**Serial Ports (SPORTs)**

Two synchronous serial ports (comprised of four half-SPORTs) provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices such as Analog Devices' audio codecs, ADCs, and DACs. Each half-SPORT is made up of two data lines, a clock, and frame sync. The data lines can be programmed to either transmit or receive and each data line has a dedicated DMA channel.

Serial port data can be automatically transferred to and from on-chip memory/external memory through dedicated DMA channels. Each of the serial ports can work in conjunction with another serial port to provide TDM support. In this

configuration, one SPORT provides two transmit signals while the other SPORT provides the two receive signals. The frame sync and clock are shared.

Serial ports operate in six modes:

- Standard DSP serial mode
- Multichannel (TDM) mode
- $I^2S$  mode
- Packed I<sup>2</sup>S mode
- Left-justified mode
- Right-justified mode

#### **General-Purpose Counters**

A 32-bit counter is provided that can operate in general-purpose up/down count modes and can sense 2-bit quadrature or binary codes as typically emitted by industrial drives or manual thumbwheels. Count direction is either controlled by a levelsensitive input pin or by two edge detectors.

A third counter input can provide flexible zero marker support and can alternatively be used to input the push-button signal of thumbwheel devices. All three pins have a programmable debouncing circuit.

Internal signals forwarded to a GP timer enable this timer to measure the intervals between count events. Boundary registers enable auto-zero operation or simple system warning by interrupts when programmed count values are exceeded.

#### **Parallel Peripheral Interface (PPI)**

The processor provides a parallel peripheral interface (PPI) that supports data widths up to 18 bits. The PPI supports direct connection to TFT LCD panels, parallel analog-to-digital and digital-to-analog converters, video encoders and decoders, image sensor modules, and other general-purpose peripherals.

The following features are supported in the PPI module:

- Programmable data length: 8 bits, 10 bits, 12 bits, 14 bits, 16 bits, and 18 bits per clock.
- Various framed, non-framed, and general-purpose operating modes. Frame syncs can be generated internally or can be supplied by an external device.
- ITU-656 status word error detection and correction for ITU-656 receive modes and ITU-656 preamble and status word decode.
- Optional packing and unpacking of data to/from 32 bits from/to 8 bits, 16 bits and 24 bits. If packing/unpacking is enabled, endianness can be configured to change the order of packing/unpacking of bytes/words.
- RGB888 can be converted to RGB666 or RGB565 for transmit modes.
- Various de-interleaving/interleaving modes for receiving/transmitting 4:2:2 YCrCb data.
- Configurable LCD data enable (DEN) output available on Frame Sync 3.

#### **Serial Peripheral Interface (SPI) Ports**

The processors have three industry-standard SPI-compatible ports that allow it to communicate with multiple SPI-compatible devices.

The baseline SPI peripheral is a synchronous, four-wire interface consisting of two data pins, one device select pin, and a gated clock pin. The two data pins allow full-duplex operation to other SPI-compatible devices. An additional two (optional) data pins are provided to support quad SPI operation. Enhanced modes of operation such as flow control, fast mode, and dual I/O mode (DIOM) are also supported. In addition, a direct memory access (DMA) mode allows for transferring several words with minimal CPU interaction.

With a range of configurable options, the SPI ports provide a glueless hardware interface with other SPI-compatible devices in master mode, slave mode, and multimaster environments. The SPI peripheral includes programmable baud rates, clock phase, and clock polarity. The peripheral can operate in a multimaster environment by interfacing with several other devices, acting as either a master device or a slave device. In a multimaster environment, the SPI peripheral uses open-drain outputs to avoid data bus contention. The flow control features enable slow slave devices to interface with fast master devices by providing an SPI Ready pin which flexibly controls the transfers.

The SPI port's baud rate and clock phase/polarities are programmable, and it has integrated DMA channels for both transmit and receive data streams.

#### **SPI Host Port (SPIHP)**

The processor includes one SPI host port which may be used in conjunction with any available SPI port to enhance its SPI slave mode capabilities. The SPIHP allows a SPI host device access to memory-mapped resources of the processor through a SPI SRAM/FLASH style protocol. The following features are included:

- Direct read/write of memory and memory-mapped registers
- Support for pre-fetch for faster reads
- Support for SPI controllers that implement hardwarebased SPI memory protocol
- Error capture and reporting for protocol errors, bus errors, and over/underflow

#### **UART Ports**

The processor provides two full-duplex universal asynchronous receiver/transmitter (UART) ports, which are fully compatible with PC-standard UARTs. Each UART port provides a simplified UART interface to other peripherals or hosts, supporting full-duplex, DMA-supported, asynchronous transfers of serial data. A UART port includes support for five to eight data bits, and none, even, or odd parity. Optionally, an additional address bit can be transferred to interrupt only addressed nodes in multi-drop bus (MDB) systems. A frame is terminated by a configurable number of stop bits.

The UART ports support automatic hardware flow control through the clear to send (CTS) input and request to send (RTS) output with programmable assertion FIFO levels.

To help support the local interconnect network (LIN) protocols, a special command causes the transmitter to queue a break command of programmable bit length into the transmit buffer. Similarly, the number of stop bits can be extended by a programmable inter-frame space.

The capabilities of the UARTs are further extended with support for the Infrared Data Association (IrDA®) serial infrared physical layer link specification (SIR) protocol.

#### **2-Wire Controller Interface (TWI)**

The processor includes a 2-wire interface (TWI) module for providing a simple exchange method of control data between multiple devices. The TWI module is compatible with the widely used  $I^2C$  bus standard. The TWI module offers the capabilities of simultaneous master and slave operation and support for both 7-bit addressing and multimedia data arbitration. The TWI interface utilizes two pins for transferring clock (TWI\_SCL) and data (TWI\_SDA) and supports the protocol at speeds up to 400k bits/sec. The TWI interface pins are compatible with 5 V logic levels.

Additionally, the TWI module is fully compatible with serial camera control bus (SCCB) functionality for easier control of various CMOS camera sensor devices.

#### <span id="page-10-0"></span>**Mobile Storage Interface (MSI)**

The mobile storage interface (MSI) controller acts as the host interface for multimedia cards (MMC), secure digital memory cards (SD), and secure digital input/output cards (SDIO). The following list describes the main features of the MSI controller:

- Support for a single MMC, SD memory, and SDIO card
- Support for 1-bit and 4-bit SD modes
- Support for 1-bit, 4-bit, and 8-bit MMC modes
- Support for eMMC 4.5 embedded NAND flash devices
- Support for power management and clock control
- An eleven-signal external interface with clock, command, optional interrupt, and up to eight data lines
- Card interface clock generation from SCLK0 or SCLK1
- SDIO interrupt and read wait features

#### **Controller Area Network (CAN)**

A CAN controller implements the CAN 2.0B (active) protocol. This protocol is an asynchronous communications protocol used in both industrial and automotive control systems. The CAN protocol is well suited for control applications due to its capability to communicate reliably over a network. This is because the protocol incorporates CRC checking, message error tracking, and fault node confinement.

The CAN controller offers the following features:

- 32 mailboxes (8 receive only, 8 transmit only, 16 configurable for receive or transmit)
- Dedicated acceptance masks for each mailbox
- Additional data filtering on first two bytes
- Support for both the standard (11-bit) and extended (29-bit) identifier (ID) message formats
- Support for remote frames
- Active or passive network support
- CAN wake-up from hibernation mode (lowest static power consumption mode)
- Interrupts, including: TX complete, RX complete, error and global

An additional crystal is not required to supply the CAN clock, as the CAN clock is derived from a system clock through a programmable divider.

#### **USB 2.0 On-the-Go Dual-Role Device Controller**

The USB 2.0 on-the-go (OTG) dual-role device controller provides a low-cost connectivity solution for the growing adoption of this bus standard in industrial applications, as well as consumer mobile devices such as cell phones, digital still cameras, and MP3 players. The USB 2.0 controller allows these devices to transfer data using a point-to-point USB connection without the need for a PC host. The module can operate in a traditional USB peripheral-only mode as well as the host mode presented in the OTG supplement to the USB 2.0 specification.

The USB clock is provided through a dedicated external crystal or crystal oscillator.

The USB OTG dual-role device controller includes a phase locked loop with programmable multipliers to generate the necessary internal clocking frequency for USB.

#### **Housekeeping ADC (HADC)**

The HADC provides a general-purpose, multichannel successive approximation analog-to-digital converter. It supports the following features:

- 12-bit ADC core (10-bit accuracy) with built-in sample and hold
- 4 single-ended input channels
- Throughput rates up to 1 MSPS
- Single external reference with analog inputs between 0 V and 3.3 V
- Selectable ADC clock frequency including the ability to program a prescaler
- Adaptable conversion type: allows single or continuous conversion with option of autoscan
- Auto sequencing capability with up to 4 autoconversions in a single session. Each conversion can be programmed to select any input channel.
- Four data registers (individually addressable) to store conversion values

#### **System Crossbars (SCB)**

The system crossbars (SCB) are the fundamental building blocks of a switch-fabric style for (on-chip) system bus interconnection. The SCBs connect system bus masters to system bus slaves, providing concurrent data transfer between multiple bus masters and multiple bus slaves. A hierarchical model built from multiple SCBs—provides a power and area efficient system interconnect, which satisfies the performance and flexibility requirements of a specific system.

The SCBs provide the following features:

- Highly efficient, pipelined bus transfer protocol for sustained throughput
- Full-duplex bus operation for flexibility and reduced latency
- Concurrent bus transfer support to allow multiple bus masters to access bus slaves simultaneously
- Protection model (privileged/secure) support for selective bus interconnect protection

#### <span id="page-11-0"></span>**POWER AND CLOCK MANAGEMENT**

The processor provides three operating modes, each with a different performance/power profile. Control of clocking to each of the processor peripherals also reduces power consumption. See [Table 5](#page-13-0) for a summary of the power settings for each mode.

#### **System Crystal Oscillator and USB Crystal Oscillator**

The processor can be clocked by an external crystal (see [Figure 4](#page-12-1)), a sine wave input, or a buffered, shaped clock derived from an external clock oscillator. If an external clock is used, it should be a TTL compatible signal and must not be halted, changed, or operated below the specified frequency during normal operation. This signal is connected to the SYS\_CLKIN pin of the processor. When an external clock is used, the SYS\_XTAL pin must be left unconnected. Alternatively, because the processor includes an on-chip oscillator circuit, an external crystal may be used.

For fundamental frequency operation, use the circuit shown in [Figure 4](#page-12-1). A parallel-resonant, fundamental frequency, microprocessor grade crystal is connected across the SYS\_CLKIN and SYS\_XTAL pins. The on-chip resistance between SYS\_CLKIN and the SYS\_XTAL pin is in the 500 k $\Omega$  range. Further parallel resistors are typically not recommended.

The two capacitors and the series resistor shown in [Figure 4](#page-12-1) fine-tune phase and amplitude of the sine frequency. The capacitor and resistor values shown in [Figure 4](#page-12-1) are typical values only. The capacitor values are dependent upon the load capacitance recommendations of the crystal manufacturer and the PCB physical layout. The resistor value depends on the drive

level specified by the crystal manufacturer. The user should verify the customized values based on careful investigations on multiple devices over the required temperature range.



NOTE: VALUES MARKED WITH \* MUST BE CUSTOMIZED. DEPENDING ON THE CRYSTAL AND LAYOUT. ANALYZE CAREFULLY. FOR **CONTRIGUER CONSUMING AND LATELY CONSUMING CONSUMING CONSUMING CONSUMING CAPACITOR VALUE FREQUEL 33 MHz, THE SUGGEST AS A MAXIMUM.**<br>OF 18pF SHOULD BE TREATED AS A MAXIMUM.

Figure 4. External Crystal Connection

<span id="page-12-1"></span>A third-overtone crystal can be used for frequencies above 25 MHz. The circuit is then modified to ensure crystal operation only at the third overtone by adding a tuned inductor circuit as shown in [Figure 4](#page-12-1). A design procedure for third-overtone operation is discussed in detail in application note (EE-168) *Using Third Overtone Crystals with the ADSP-218x DSP* [\(www.ana](http://www.analog.com/ee-168)[log.com/ee-168\)](http://www.analog.com/ee-168).

The same recommendations may be used for the USB crystal oscillator.

#### **Real-Time Clock**

The real-time clock (RTC) provides a robust set of digital watch features, including current time, stopwatch, and alarm. The RTC is clocked by a 32.768 kHz crystal external to the processor. Connect RTC pins RTC\_CLKIN and RTC\_XTAL with external components as shown in [Figure 5.](#page-12-0)

The RTC peripheral has dedicated power supply pins so that it can remain powered up and clocked even when the rest of the processor is in a low power state. The RTC provides several programmable interrupt options, including interrupt per second, minute, hour, or day clock ticks, interrupt on programmable stopwatch countdown, or interrupt at a programmed alarm time.

The 32.768 kHz input clock frequency is divided down to a 1 Hz signal by a prescaler. The counter function of the timer consists of four counters: a 60-second counter, a 60-minute counter, a 24-hour counter, and a 32,768-day counter. When the alarm interrupt is enabled, the alarm function generates an interrupt when the output of the timer matches the programmed value in the alarm control register. There are two alarms. The first alarm is for a time of day. The second alarm is for a specific day and time of that day.



**NOTE: CRYSTAL LOAD CAPACITORS ARE NOT NECESSARY IN MOST CASES.**

Figure 5. External Components for RTC

<span id="page-12-0"></span>The stopwatch function counts down from a programmed value, with one-second resolution. When the stopwatch interrupt is enabled and the counter underflows, an interrupt is generated.

#### **Clock Generation**

The clock generation unit (CGU) generates all on-chip clocks and synchronization signals. Multiplication factors are programmed to define the PLLCLK frequency. Programmable values divide the PLLCLK frequency to generate the core clock (CCLK), the system clocks (SYSCLK, SCLK0, and SCLK1), the LPDDR or DDR2 clock (DCLK), and the output clock (OCLK).

Writing to the CGU control registers does not affect the behavior of the PLL immediately. Registers are first programmed with a new value, and the PLL logic executes the changes so that it transitions smoothly from the current conditions to the new ones.

SYS\_CLKIN oscillations start when power is applied to the VDD\_EXT pins. The rising edge of SYS\_HWRST can be applied after all voltage supplies are within specifications, and SYS CLKIN oscillations are stable.

#### **Clock Out/External Clock**

The SYS\_CLKOUT output pin has programmable options to output divided-down versions of the on-chip clocks. By default, the SYS\_CLKOUT pin drives a buffered version of the SYS\_ CLKIN input. Clock generation faults (for example, PLL unlock) may trigger a reset by hardware. The clocks shown in [Table 3](#page-13-1) can be output on the SYS\_CLKOUT pin.

#### <span id="page-13-1"></span>**Table 3. Clock Dividers**



#### **Power Management**

As shown in [Table 4](#page-13-2), the processor supports multiple power domains, which maximizes flexibility while maintaining compliance with industry standards and conventions. There are no sequencing requirements for the various power domains, but all domains must be powered according to the appropriate [Specifi](#page-49-0)[cations](#page-49-0) table for processor operating conditions; even if the feature/peripheral is not used.

#### <span id="page-13-2"></span>**Table 4. Power Domains**



The dynamic power management feature of the processor allows the processor's core clock frequency  $(f_{CCLK})$  to be dynamically controlled.

The power dissipated by a processor is largely a function of its clock frequency and the square of the operating voltage. For example, reducing the clock frequency by 25% results in a 25% reduction in dynamic power dissipation.

See [Table 5](#page-13-0) for a summary of the power settings for each mode.

#### **Full-On Operating Mode—Maximum Performance**

In the full-on mode, the PLL is enabled and is not bypassed, providing capability for maximum operational frequency. This is the power-up default execution state in which maximum performance can be achieved. The processor core and all enabled peripherals run at full speed.

#### **Deep Sleep Operating Mode—Maximum Dynamic Power Savings**

The deep sleep mode maximizes dynamic power savings by disabling the clocks to the processor core and to all synchronous peripherals. Asynchronous peripherals may still be running but cannot access internal resources or external memory.

#### <span id="page-13-0"></span>**Table 5. Power Settings**



#### **Hibernate State—Maximum Static Power Savings**

The hibernate state maximizes static power savings by disabling the voltage and clocks to the processor core and to all of the peripherals. This setting signals the external voltage regulator supplying the VDD\_INT pins to shut off using the SYS\_ EXTWAKE signal, which provides the lowest static power dissipation.

Any critical information stored internally (for example, memory contents, register contents, and other information) must be written to a nonvolatile storage device (or self-refreshed DRAM) prior to removing power if the processor state is to be preserved.

Because the  $V_{DD-EXT}$  pins can still be supplied in this mode, all of the external pins three-state, unless otherwise specified. This allows other devices that may be connected to the processor to still have power applied without drawing unwanted current.

#### **Reset Control Unit**

Reset is the initial state of the whole processor or the core and is the result of a hardware- or software-triggered event. In this state, all control registers are set to their default values and functional units are idle. Exiting a full system reset starts with the core being ready to boot.

The reset control unit (RCU) controls how all the functional units enter and exit reset. Differences in functional requirements and clocking constraints define how reset signals are generated. Programs must guarantee that none of the reset functions puts the system into an undefined state or causes resources to stall. This is particularly important when the core is reset (programs must ensure that there is no pending system activity involving the core when it is being reset).

From a system perspective, reset is defined by both the reset target and the reset source described as follows in the following list.

Target defined:

- Hardware Reset—All functional units are set to their default states without exception. History is lost.
- System Reset—All functional units except the RCU are set to their default states.
- Core-only Reset—Affects the core only. The system software should guarantee that the core, while in reset state, is not accessed by any bus master.

Source defined:

- Hardware Reset-The SYS\_HWRST input signal is asserted active (pulled down).
- System Reset—May be triggered by software (writing to the RCU\_CTL register) or by another functional unit such as the dynamic power management (DPM) unit (hibernate) or any of the system event controller (SEC), trigger routing unit (TRU), or emulator inputs.
- Core-only Reset—Triggered by software.
- Trigger request (peripheral).

#### **Voltage Regulation**

The processor requires an external voltage regulator to power the VDD INT pins. To reduce standby power consumption, the external voltage regulator can be signaled through SYS\_EXTWAKE to remove power from the processor core. This signal is high-true for power-up and may be connected directly to the low-true shut-down input of many common regulators.

While in the hibernate state, all external supply pins (VDD\_ EXT, VDD\_USB, and VDD\_DMC) can still be powered, eliminating the need for external buffers. The external voltage regulator can be activated from this power down state by asserting the SYS\_HWRST pin, which then initiates a boot sequence. SYS\_EXTWAKE indicates a wake-up to the external voltage regulator.

#### <span id="page-14-0"></span>**SYSTEM DEBUG**

The processor includes various features that allow for easy system debug. These are described in the following sections.

#### **System Watchpoint Unit**

The system watchpoint unit (SWU) is a single module which connects to a single system bus and provides for transaction monitoring. One SWU is attached to the bus going to each system slave. The SWU provides ports for all system bus address channel signals. Each SWU contains four match groups of registers with associated hardware. These four SWU match groups operate independently, but share common event (interrupt, trigger, and others) outputs.

#### **Debug Access Port**

The debug access port (DAP) provides IEEE-1149.1 JTAG interface support through its JTAG debug and serial wire debug port (SWJ-DP). SWJ-DP is a combined JTAG-DP and SW-DP that enables either serial wire debug (SWD) or a JTAG emulator to be connected to a target. SWD signals share the same pins as

JTAG. The DAP provides an optional instrumentation trace for both the core and system. It provides a trace stream that conforms to MIPI System Trace Protocol version 2 (STPv2).

#### <span id="page-14-1"></span>**DEVELOPMENT TOOLS**

Analog Devices supports its processors with a complete line of software and hardware development tools, including integrated development environments (CrossCore® Embedded Studio), evaluation products, emulators, and a wide variety of software add-ins.

#### **Integrated Development Environments (IDEs)**

CrossCore Embedded Studio is based on the Eclipse<sup>™</sup> framework. Supporting most Analog Devices processor families, it is the IDE of choice for future processors, including multicore devices. CrossCore Embedded Studio seamlessly integrates available software add-ins to support real time operating systems, file systems, TCP/IP stacks, USB stacks, algorithmic software modules, and evaluation hardware board support packages. For more information, visit [www.analog.com/cces](http://www.analog.com/cces).

#### **EZ-KIT Lite Evaluation Board**

For processor evaluation, Analog Devices provides a wide range of EZ-KIT Lite® evaluation boards. Including the processor and key peripherals, the evaluation board also supports on-chip emulation capabilities and other evaluation and development features. Also available are various EZ-Extenders®, which are daughter cards delivering additional specialized functionality, including audio and video processing. For more information, visit [www.analog.com](http://www.analog.com) and search on "ezkit" or "ezextender".

#### **EZ-KIT Lite Evaluation Kits**

For a cost-effective way to learn more about developing with Analog Devices processors, Analog Devices offer a range of EZ-KIT Lite evaluation kits. Each evaluation kit includes an EZ-KIT Lite evaluation board, directions for downloading an evaluation version of the available IDE, a USB cable, and a power supply. The USB controller on the EZ-KIT Lite board connects to the USB port of the user's PC, enabling the chosen IDE evaluation suite to emulate the on-board processor in-circuit. This permits the customer to download, execute, and debug programs for the EZ-KIT Lite system. It also supports in-circuit programming of the on-board Flash device to store user-specific boot code, enabling standalone operation. With the full version of Cross-Core Embedded Studio installed (sold separately), engineers can develop software for supported EZ-KITs or any custom system utilizing supported Analog Devices processors.

#### **ADSP-BF706 EZ-KIT Mini**

The ADSP-BF706 EZ-KIT Mini<sup>™</sup> product (ADZS-BF706-EZMini) contains the ADSP-BF706 processor and is shipped with all of the necessary hardware. Users can start their evaluation immediately. The EZ-KIT Mini product includes the standalone evaluation board and USB cable. The EZ-KIT Mini ships with an on-board debug agent.

The evaluation board is designed to be used in conjunction with the CrossCore Embedded Studio (CCES) development tools to test capabilities of the ADSP-BF706 Blackfin processor.

#### **Blackfin Low Power Imaging Platform (BLIP)**

The Blackfin low power imaging platform (BLIP) integrates the ADSP-BF707 Blackfin processor and Analog Devices software code libraries. The code libraries are optimized to detect the presence and behavior of humans or vehicles in indoor and outdoor environments. The BLIP hardware platform is delivered preloaded with the occupancy software module.

#### **Software Add-Ins for CrossCore Embedded Studio**

Analog Devices offers software add-ins which seamlessly integrate with CrossCore Embedded Studio to extend its capabilities and reduce development time. Add-ins include board support packages for evaluation hardware, various middleware packages, and algorithmic modules. Documentation, help, configuration dialogs, and coding examples present in these add-ins are viewable through the CrossCore Embedded Studio IDE once the add-in is installed.

#### **Board Support Packages for Evaluation Hardware**

Software support for the EZ-KIT Lite evaluation boards and EZ-Extender daughter cards is provided by software add-ins called board support packages (BSPs). The BSPs contain the required drivers, pertinent release notes, and select example code for the given evaluation hardware. A download link for a specific BSP is located on the web page for the associated EZ-KIT or EZ-Extender product. The link is found in the *Product Download* area of the product web page.

#### **Middleware Packages**

Analog Devices separately offers middleware add-ins such as real time operating systems, file systems, USB stacks, and TCP/IP stacks. For more information, see the following web pages:

- [www.analog.com/ucos3](http://www.analog.com/ucos3)
- [www.analog.com/ucfs](http://www.analog.com/ucfs)
- [www.analog.com/ucusbd](http://www.analog.com/ucusbd)
- [www.analog.com/lwip](http://www.analog.com/lwip)

#### **Algorithmic Modules**

To speed development, Analog Devices offers add-ins that perform popular audio and video processing algorithms. These are available for use with CrossCore Embedded Studio. For more information, visit [www.analog.com](http://www.analog.com) and search on "Blackfin software modules" or "SHARC software modules".

#### **Designing an Emulator-Compatible DSP Board (Target)**

For embedded system test and debug, Analog Devices provides a family of emulators. On each DAP-enabled processor, Analog Devices supplies an IEEE 1149.1 JTAG test access port (TAP), serial wire debug port (SWJ-DP), and trace capabilities. In-circuit emulation is facilitated by use of the JTAG or SWD interface. The emulator accesses the processor's internal features through the processor's TAP, allowing the developer to load code, set breakpoints, and view variables, memory, and

registers. The emulators require the target board to include a header(s) that supports connection of the processor's DAP to the emulator for trace and debug.

Analog Devices emulators actively drive  $\overline{ITG_TRST}$  high. Third-party emulators may expect a pull-up on  $\overline{JTG\_TRST}$  and therefore will not drive  $\overline{\text{JTG\_TRST}}$  high. When using this type of third-party emulator JTG\_TRST must still be driven low during power-up reset, but should subsequently be driven high externally before any emulation or boundary-scan operations. See [Power-Up Reset Timing on Page 61](#page-60-0) for more information on POR specifications.

For more details on target board design issues including mechanical layout, single processor connections, signal buffering, signal termination, and emulator pod logic, contact the factory for more information.

#### <span id="page-15-0"></span>**ADDITIONAL INFORMATION**

The following publications that describe the ADSP-BF70x processors can be accessed electronically on our website:

- *ADSP-BF70x Blackfin+ Processor Hardware Reference*
- *ADSP-BF70x Blackfin+ Processor Programming Reference*
- *ADSP-BF70x Blackfin+ Processor Anomaly List*

#### <span id="page-15-1"></span>**RELATED SIGNAL CHAINS**

A signal chain is a series of signal-conditioning electronic components that receive input (data acquired from sampling either real-time phenomena or from stored data) in tandem, with the output of one portion of the chain supplying input to the next. Signal chains are often used in signal processing applications to gather and process data or to apply system controls based on analysis of real-time phenomena.

Analog Devices eases signal processing system development by providing signal processing components that are designed to work together well. A tool for viewing relationships between specific applications and related components is available on the [www.analog.com](http://www.analog.com) website.

The application signal chains page in the Circuits from the Lab<sup>®</sup> site [\(http:\\www.analog.com\circuits\)](http://www.analog.com/circuits) provides:

- Graphical circuit block diagram presentation of signal chains for a variety of circuit types and applications
- Drill down links for components in each chain to selection guides and application information
- Reference designs applying best practice design techniques

#### <span id="page-16-0"></span>**SECURITY FEATURES DISCLAIMER**

To our knowledge, the Security Features, when used in accordance with the data sheet and hardware reference manual specifications, provide a secure method of implementing code and data safeguards. However, Analog Devices does not guarantee that this technology provides absolute security. ACCORDINGLY, ANALOG DEVICES HEREBY DISCLAIMS ANY AND ALL EXPRESS AND IMPLIED WARRANTIES THAT THE SECURITY FEATURES CANNOT BE BREACHED, COMPROMISED, OR OTHERWISE CIRCUM-VENTED AND IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY LOSS, DAMAGE, DESTRUCTION, OR RELEASE OF DATA, INFORMATION, PHYSICAL PROP-ERTY, OR INTELLECTUAL PROPERTY.

### <span id="page-17-0"></span>ADSP-BF70x DETAILED SIGNAL DESCRIPTIONS

[Table 6](#page-17-1) provides a detailed description of each pin.

#### <span id="page-17-1"></span>**Table 6. ADSP-BF70x Detailed Signal Descriptions**





#### **Table 6. ADSP-BF70x Detailed Signal Descriptions (Continued)**

#### **Table 6. ADSP-BF70x Detailed Signal Descriptions (Continued)**





#### **Table 6. ADSP-BF70x Detailed Signal Descriptions (Continued)**

### <span id="page-21-0"></span>184-BALL CSP\_BGA SIGNAL DESCRIPTIONS

The processor's pin definitions are shown in [Table 7.](#page-21-1) The columns in this table provide the following information:

- Signal Name: The Signal Name column in the table includes the signal name for every pin and (where applicable) the GPIO multiplexed pin function for every pin.
- Description: The Description column in the table provides a verbose (descriptive) name for the signal.

- General-Purpose Port: The Port column in the table shows whether or not the signal is multiplexed with other signals on a general-purpose I/O port pin.
- Pin Name: The Pin Name column in the table identifies the name of the package pin (at power on reset) on which the signal is located (if a single function pin) or is multiplexed (if a general-purpose I/O pin).

<span id="page-21-1"></span>













### <span id="page-28-0"></span>GPIO MULTIPLEXING FOR 184-BALL CSP\_BGA

[Table 8](#page-28-1) through [Table 10](#page-29-0) identify the pin functions that are multiplexed on the general-purpose I/O pins of the 184-ball CSP\_BGA package.

#### <span id="page-28-1"></span>**Table 8. Signal Multiplexing for Port A**



#### **Table 9. Signal Multiplexing for Port B**



#### <span id="page-29-0"></span>**Table 10. Signal Multiplexing for Port C**



### <span id="page-30-0"></span>12 mm × 12 mm 88-LEAD LFCSP (QFN) SIGNAL DESCRIPTIONS

The processor's pin definitions are shown in [Table 11](#page-30-1). The columns in this table provide the following information:

- Signal Name: The Signal Name column in the table includes the signal name for every pin and (where applicable) the GPIO multiplexed pin function for every pin.
- Description: The Description column in the table provides a verbose (descriptive) name for the signal.
- General-Purpose Port: The Port column in the table shows whether or not the signal is multiplexed with other signals on a general-purpose I/O port pin.
- Pin Name: The Pin Name column in the table identifies the name of the package pin (at power on reset) on which the signal is located (if a single function pin) or is multiplexed (if a general-purpose I/O pin).

<span id="page-30-1"></span>









### <span id="page-35-0"></span>GPIO MULTIPLEXING FOR 12 mm  $\times$  12 mm 88-LEAD LFCSP (QFN)

[Table 12](#page-35-1) through [Table 14](#page-36-0) identify the pin functions that are multiplexed on the general-purpose I/O pins of the  $12$  mm  $\times$  12 mm 88-Lead LFCSP (QFN) package.

#### <span id="page-35-1"></span>**Table 12. Signal Multiplexing for Port A**



#### **Table 13. Signal Multiplexing for Port B**




### **Table 14. Signal Multiplexing for Port C**

# <span id="page-37-1"></span>ADSP-BF70x DESIGNER QUICK REFERENCE

[Table 15](#page-37-0) provides a quick reference summary of pin related information for circuit board design. The columns in this table provide the following information:

- Signal Name: The Signal Name column in the table includes the signal name for every pin and (where applicable) the GPIO multiplexed pin function for every pin.
- Pin Type: The Type column in the table identifies the I/O type or supply type of the pin. The abbreviations used in this column are na (none), I/O (input/output), a (analog), s (supply), and g (ground).
- Driver Type: The Driver Type column in the table identifies the driver type used by the pin. The driver types are defined in the output drive currents section of this data sheet.
- Internal Termination: The Int Term column in the table specifies the termination present when the processor is not in the reset or hibernate state. The abbreviations used in this column are wk (weak keeper, weakly retains previous value driven on the pin), pu (pull-up), or pd (pull-down).
- Reset Termination: The Reset Term column in the table specifies the termination present when the processor is in the reset state. The abbreviations used in this column are wk (weak keeper, weakly retains previous value driven on the pin), pu (pull-up), or pd (pull-down).
- Reset Drive: The Reset Drive column in the table specifies the active drive on the signal when the processor is in the reset state.
- Hibernate Termination: The Hiber Term column in the table specifies the termination present when the processor is in the hibernate state. The abbreviations used in this column are wk (weak keeper, weakly retains previous value driven on the pin), pu (pull-up), or pd (pull-down).
- Hibernate Drive: The Hiber Drive column in the table specifies the active drive on the signal when the processor is in the hibernate state.
- Power Domain: The Power Domain column in the table specifies the power supply domain in which the signal resides.
- Description and Notes: The Description and Notes column in the table identifies any special requirements or characteristics for the signal. If no special requirements are listed the signal may be left unconnected if it is not used. Also, for multiplexed general-purpose I/O pins, this column identifies the functions available on the pin.

If an external pull-up or pull-down resistor is required for any signal, 100 k $\Omega$  is the maximum value that can be used unless otherwise noted.

Note that for Port A, Port B, and Port C (PA\_00 to PC\_14), when SYS\_HWRST is low, these pads are three-state. After SYS\_HWRST is released, but before code execution begins, these pins are internally pulled up. Subsequently, the state depends on the input enable and output enable which are controlled by software.

Software control of internal pull-ups works according to the following settings in the PADS\_PCFG0 register. When PADS\_PCFG0 = 0: For PA\_15:PA\_00, PB\_15:PB\_00, and PC\_14:PC\_00, the internal pull-up is enabled when both the input enable and output enable of a particular pin are deasserted. When PADS\_PCFG0 = 1: For PA\_15:PA\_00, PB\_15:PB\_00, and PC\_14:PC\_00, the internal pull-up is enabled as long as the output enable of a particular pin is deasserted.

There are some exceptions to this scheme:

- Internal pull-ups are always disabled if MSI mode is selected for that signal.
- The following signals enabled the internal pull-down when the output enable is de-asserted: SMC0\_AMS[1:0], SMC0\_ARE, SMC0\_AWE, SMC0\_AOE, SMC0\_ARDY, SPI0\_SEL[6:1], SPI1\_SEL[4:1], and SPI2\_SEL[3:1].



### <span id="page-37-0"></span>**Table 15. ADSP-BF70x Designer Quick Reference**

























# **SPECIFICATIONS**

For information about product specifications, contact your Analog Devices, Inc. representative.

### **OPERATING CONDITIONS**



 $^{\rm l}$  Must remain powered (even if the associated function is not used).

 $^2$  If not used, connect to 1.8 V or 3.3 V.

 $^3\rm V_{HADC\_VREF}$  should always be less than  $\rm V_{DD\_HADC}.$ 

<sup>4</sup> Parameter value applies to all input and bidirectional signals except RTC signals, TWI signals, DMC0 signals, and USB0 signals.

<sup>5</sup> Parameter applies to TWI signals.

 $^6$  TWI signals are pulled up to  $\rm V_{\rm BUSTWI}$  . See [Table 16.](#page-50-0)

<sup>7</sup> Parameter applies to DMC0 signals in DDR2 mode.

<sup>8</sup> Parameter applies to DMC0 signals in LPDDR mode.

<sup>9</sup> Parameter applies to signals DMC0\_LDQS, <del>DMC0\_LDQS</del>, DMC0\_UDQS, <del>DMC0\_UDQS</del> when used in DDR2 differential input mode.



<span id="page-50-0"></span>

 $^{\rm 1}$  Designs must comply with the V<sub>DD\_EXT</sub> and V<sub>BUSTWI</sub> voltages specified for the default TWI\_DT setting for correct JTAG boundary scan operation during reset.

### **Clock Related Operating Conditions**

[Table 17](#page-50-1) and [Table 18](#page-51-0) describe the core clock, system clock, and peripheral clock timing requirements. The data presented in the tables applies to all speed grades (found in the Ordering Guide) except where expressly noted. [Figure 6](#page-51-1) provides a graphical representation of the various clocks and their available divider values.

<span id="page-50-1"></span>**Table 17. Core and System Clock Operating Conditions** 

<b>Parameter</b>		<b>Ratio Restriction</b>	<b>PLLCLK Restriction</b>	Min	Max	Unit
$f_{CCLK}$	Core Clock Frequency	$f_{CCLK} \geq f_{SVSCLK}$	$PLLCLK = 800$		400	<b>MHz</b>
$f_{CCLK}$	Core Clock Frequency	$f_{CCLK} \geq f_{SYSCLK}$	$600 \leq$ PLLCLK $<$ 800		390	<b>MHz</b>
$f_{CCLK}$	Core Clock Frequency	$f_{CCLK} \geq f_{SYSCLK}$	$380 \leq$ PLLCLK $< 600$		380	<b>MHz</b>
$f_{CCLK}$	Core Clock Frequency	$f_{CCLK} \geq f_{SYSCLK}$	$230.2 \leq$ PLLCLK $<$ 380		<b>PLLCLK</b>	<b>MHz</b>
f <sub>SYSCLK</sub>	SYSCLK Frequency <sup>1</sup>		$PLLCLK = 800$	60	200	<b>MHz</b>
f <sub>SYSCLK</sub>	SYSCLK Frequency <sup>1</sup>		$600 \leq$ PLLCLK $< 800$	60	195	<b>MHz</b>
f <sub>SYSCLK</sub>	SYSCLK Frequency <sup>1</sup>		$380 \leq$ PLLCLK $< 600$	60	190	<b>MHz</b>
f <sub>SYSCLK</sub>	SYSCLK Frequency <sup>1</sup>		$230.2 \leq$ PLLCLK $<$ 380	60	PLLCLK $\div$ 2	<b>MHz</b>
$f_{SCLKO}$	SCLK0 Frequency <sup>1</sup>	$f_{\text{SYSCLK}} \geq f_{\text{SCLK0}}$		30	100	<b>MHz</b>
$f_{SCLK1}$	<b>SCLK1 Frequency</b>	$f_{\text{SYSCLK}} \geq f_{\text{SCLK1}}$			200	<b>MHz</b>
$f_{DCLK}$	<b>DDR2 Clock Frequency</b>	$f_{\text{SYSCLK}} \ge f_{\text{DCLK}}$		125	200	<b>MHz</b>
$f_{DCLK}$	<b>LPDDR Clock Frequency</b>	$f_{\text{SYSCLK}} \ge f_{\text{DCLK}}$		10	200	<b>MHz</b>

<sup>1</sup> The minimum frequency for SYSCLK and SCLK0 applies only when the USB is used.

#### <span id="page-51-0"></span>**Table 18. Peripheral Clock Operating Conditions**



<sup>1</sup> SYS\_CLKOUT jitter is dependent on the application system design including pin switching activity, board layout, and the jitter characteristics of the SYS\_CLKIN source. Due to the dependency on these factors the measured jitter may be higher or lower than this typical specification for each end application.

<sup>2</sup> The value in the Typ field is the percentage of the SYS\_CLKOUT period.

<sup>3</sup>The maximum achievable frequency for any peripheral in external clock mode is dependent on being able to meet the setup and hold times in the ac timing specifications section for that peripheral. Pay particular attention to setup and hold times for VDD\_EXT = 1.8 V which may preclude the maximum frequency listed here.

 $^4\rm{The}$  peripheral external clock frequency must also be less than or equal to the  $\rm{f}_{SCLK}$  that clocks the peripheral.



Figure 6. Clock Relationships and Divider Values

#### <span id="page-51-2"></span><span id="page-51-1"></span>**Table 19. Phase-Locked Loop Operating Conditions**



 $1$ <sup>1</sup> The CGU\_CTL.MSEL setting must also be chosen to ensure that the  $f_{\rm PLCLK}$  specification is not violated.

# **ELECTRICAL CHARACTERISTICS**







 $^{\rm 1}$  Applies to all output and bidirectional signals except DMC0 signals, TWI signals, and USB0 signals.

<sup>2</sup> Applies to DMC0\_Axx, DMC0\_CAS, DMC0\_CKE, DMC0\_CK, DMC0\_CK, DMC0\_CS, DMC0\_DQxx, DMC0\_LDM, DMC0\_LDQS, DMC0\_LDQS,

DMC0\_ODT, DMC0\_RAS, DMC0\_UDM, DMC0\_UDQS, DMC0\_UDQS, and DMC0\_WE signals.

 $^3$  Applies to all output and bidirectional signals except DMC0 signals and USB0 signals.

<sup>4</sup> Applies to SMC0\_ARDY, SYS\_BMODEx, SYS\_CLKIN, SYS\_HWRST, JTG\_TDI, and JTG\_TMS\_SWDIO signals.

<sup>5</sup> Applies to DMC0\_VREF signal.

 $6$  Applies to JTG\_TCK\_SWCLK and  $\overline{JTG\_TRST}$  signals.

<sup>7</sup> Applies to SMC0\_ARDY, SYS\_BMODEx, SYS\_CLKIN,  $\overline{SYS}$ <sub>HWRST</sub>, JTG\_TCK, and  $\overline{TG}$ <sub>TRST</sub> signals.

8Applies to JTG\_TDI, JTG\_TMS\_SWDIO, PA\_xx, PB\_xx, and PC\_xx signals when internal GPIO pull-ups are enabled. For information on when internal pull-ups are enabled for GPIOs. See [ADSP-BF70x Designer Quick Reference on Page 38.](#page-37-1)

<sup>9</sup> Applies to USB0\_CLKIN signal.

 $^{10}$ Applies to PA\_xx, PB\_xx, PC\_xx,  $\overline{\text{SMCO}}$  AMS0,  $\overline{\text{SMCO}}$  ARE,  $\overline{\text{SMCO}}$  AWE,  $\overline{\text{SMCO}}$  A0E, SMC0\_A0E, SMC0\_Dxx, SMC0\_Dxx,  $\overline{\text{SYS}}$  FAULT, JTG\_TDO\_SWO, USB0\_DM, USB0\_DP, USB0\_ID, and USB0\_VBC signals.

11 Applies to DMC0\_Axx, DMC0\_BAxx, DMC0\_CAS, DMC0\_CS0, DMC0\_DQxx, DMC0\_LDQS, DMC0\_LDQS, DMC0\_UDQS, DMC0\_UDQS, DMC0\_LDM, DMC0\_ UDM, DMC0\_ODT, DMC0\_RAS, and DMC0\_WE signals.

<sup>12</sup>Applies to PA\_xx, PB\_xx, PC\_xx,  $\overline{SMCO\_AOE}$ , SMCO\_Axx, SMCO\_Dxx,  $\overline{SYS\_FAULT}$ , JTG\_TDO\_SWO, USB0\_DM, USB0\_DP, USB0\_ID, USB0\_VBC, USB0\_VBUS, DMC0\_Axx, DMC0\_BAx, DMC0\_CAS, DMC0\_CS0, DMC0\_DQxx, DMC0\_LDQS, DMC0\_LDQS, DMC0\_UDQS, DMC0\_UDQS, DMC0\_LDM, DMC0\_UDM, DMC0\_ODT, DMC0\_RAS, DMC0\_WE, and TWI signals.

13Applies to USB0\_VBUS signals.

<sup>14</sup>Applies to all TWI signals.

<sup>15</sup> Applies to all signals, except DMC0 and TWI signals.

<sup>16</sup>Applies to all DMC0 signals.

<sup>17</sup>See the *ADSP-BF70x Blackfin+ Processor Hardware Reference* for definition of deep sleep and hibernate operating modes.

<sup>18</sup>Additional information can be found at [Total Internal Power Dissipation.](#page-55-0)

19Applies to VDD\_EXT, VDD\_DMC, and VDD\_USB supply signals only. Clock inputs are tied high or low.

### <span id="page-55-0"></span>**Total Internal Power Dissipation**

Total power dissipation has two components:

- 1. Static, including leakage current (deep sleep)
- 2. Dynamic, due to transistor switching characteristics for each clock domain

Many operating conditions can also affect power dissipation, including temperature, voltage, operating frequency, and processor activity. The following equation describes the internal current consumption.

 $I_{DDINT~TOT} = I_{DDINT~DEPSLEEP} + I_{DDINT~CCLK~DYN} +$  $I_{DDINT}$  *pllclk\_dyn* +  $I_{DDINT}$  *sysclk\_dyn* +  $I_{DDINT}$  sclko  $_{DYN}$  +  $I_{DDINT}$  sclki  $_{DYN}$  +  $I_{DDINT\ DCLK\ DYN} + I_{DDINT\ DMA\ DR\ DYN} +$ *IDDINT\_USBCLK\_DYN*

IDDINT\_DEEPSLEEP is the only item present that is part of the static power dissipation component. IDDINT\_DEEPSLEEP is specified as a function of voltage ( $V_{DD\_NT}$ ) and temperature (see [Table 21\)](#page-56-0).

There are eight different items that contribute to the dynamic power dissipation. These components fall into three broad categories: application-dependent currents, clock currents, and data transmission currents.

### **Application-Dependent Current**

The application-dependent currents include the dynamic current in the core clock domain.

Core clock (CCLK) use is subject to an activity scaling factor (ASF) that represents application code running on the processor cores and L1/L2 memories ([Table 22](#page-56-1)). The ASF is combined with the CCLK frequency and  $V_{DD-NT}$  dependent data in [Table 23](#page-56-2) to calculate this portion.

 $I_{DDINT \; CCLK \; DYN}$  (mA) = [Table 23](#page-56-2) × *ASF* 

### **Clock Current**

The dynamic clock currents provide the total power dissipated by all transistors switching in the clock paths. The power dissipated by each clock domain is dependent on voltage ( $V_{DD-NT}$ ), operating frequency and a unique scaling factor.



The dynamic component of the USB clock is a unique case. The USB clock contributes a near constant current value when used.

**Table 20. IDDINT\_USBCLK\_DYN Current**

<b>Is USB Enabled?</b>	<b>I</b> DDINT_USBCLK_DYN (MA)
Yes - High-Speed Mode	13.94
Yes - Full-Speed Mode	10.83
Yes - Suspend Mode	5.2
No	0.34

### **Data Transmission Current**

The data transmission current represents the power dissipated when transmitting data. This current is expressed in terms of data rate. The calculation is performed by adding the data rate (MB/s) of each DMA-driven access to peripherals, L1, L2, and external memory. This number is then multiplied by a weighted data-rate coefficient and  $V_{DD-NT}$ :

### *IDDINT\_DMADR\_DYN* (mA) = *Weighted DRC* × *Total Data Rate*  $(MB/s) \times V_{DD~INT}$  (V)

A weighted data-rate coefficient is used because different coefficients exist depending on the source and destination of the transfer. For details on using this equation and calculating the weighted DRC, see the related [Engineer Zone](http://ez.analog.com/docs/DOC-2282) material. For a quick maximum calculation, the weighted DRC can be assumed to be 0.0497, which is the coefficient for L1 to L1 transfers.



# <span id="page-56-0"></span>Table 21. Static Current—I<sub>DD\_DEEPSLEEP</sub> (mA)

### <span id="page-56-1"></span>**Table 22. Activity Scaling Factors (ASF)**



<span id="page-56-2"></span>



## **HADC**

### **HADC Electrical Characteristics**

### **Table 24. HADC Electrical Characteristics**



### **HADC DC Accuracy**

### **Table 25. HADC DC Accuracy**



 $^{1}$  LSB = HADC0\_VREFP  $\div$  4096

### **HADC Timing Specifications**

### **Table 26. HADC Timing Specifications**



### **PACKAGE INFORMATION**

The information presented in [Figure 7](#page-58-0) and [Table 27](#page-58-1) provides details about package branding. For a complete listing of product availability, see the Ordering Guide.



Figure 7. Product Information on Package<sup>1</sup>

<span id="page-58-0"></span> $^{\rm l}$  Exact brand may differ, depending on package type.

#### <span id="page-58-1"></span>**Table 27. Package Brand Information**



### **ABSOLUTE MAXIMUM RATINGS**

Stresses at or above those listed in [Table 28](#page-58-2) may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### <span id="page-58-2"></span>**Table 28. Absolute Maximum Ratings**



#### **Table 28. Absolute Maximum Ratings (Continued)**



<sup>1</sup> Applies to 100% transient duty cycle.

<sup>2</sup> Applies only when  $V_{DD\_EXT}$  is within specifications. When  $V_{DD\_EXT}$  is outside specifications, the range is  $V_{DD\_EXT} \pm 0.2$  V.

3Applies to balls TWI\_SCL and TWI\_SDA.

<sup>4</sup> If the USB is not used, connect USB0\_Dx and USB0\_VBUS according to [Table 15](#page-37-0)  [on Page 38](#page-37-0).

<sup>5</sup> Applies only when  $V_{DD-DMC}$  is within specifications. When  $V_{DD-DMC}$  is outside specifications, the range is  $V_{DD\_DMC} \pm 0.2$  V.

### **ESD SENSITIVITY**



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### **TIMING SPECIFICATIONS**

Specifications are subject to change without notice.

### **Clock and Reset Timing**

[Table 29](#page-59-1) and [Figure 8](#page-59-0) describe clock and reset operations related to the clock generation unit (CGU). Per the CCLK, SYSCLK, SCLK0, SCLK1, DCLK, and OCLK timing specifications in [Table 17 on Page 51](#page-50-1) and [Table 18 on Page 52](#page-51-0), combinations of SYS\_CLKIN and clock multipliers must not select clock rates in excess of the processor's maximum instruction rate.

### <span id="page-59-1"></span>**Table 29. Clock and Reset Timing**



<sup>1</sup> Applies to PLL bypass mode and PLL nonbypass mode.

<sup>2</sup> The t<sub>CKIN</sub> period (see [Figure 8](#page-59-0)) equals  $1/f_{CKIN}$ .

 $^3$  Combinations of the CLKIN frequency and the PLL clock multiplier must not exceed the allowed  $\rm f_{\rm PLCLK}$  setting discussed in [Table 19.](#page-51-2)

<sup>4</sup> Applies after power-up sequence is complete. See [Table 30](#page-60-0) and [Figure 9](#page-60-1) for power-up reset timing.

<span id="page-59-0"></span>

Figure 8. Clock and Reset Timing

#### **Power-Up Reset Timing**

A power-up reset is required to place the processor in a known state after power-up. A power-up reset is initiated by asserting SYS\_HWRST and JTG\_TRST. During power-up reset, all pins are high impedance except for those noted in the ADSP-BF70x Designer [Quick Reference on Page 38.](#page-37-1)

Both JTG\_TRST and SYS\_HWRST need to be asserted upon power-up, but only SYS\_HWRST needs to be released for the device to boot properly. JTG\_TRST may be asserted indefinitely for normal operation. JTG\_TRST only needs to be released when using an emulator to connect to the DAP for debug or boundary scan. There is an internal pull-down on  $\overline{JTG\_TRST}$  to ensure internal emulation logic will always be properly initialized during power-up reset.

[Table 30](#page-60-0) and [Figure 9](#page-60-1) show the relationship between power supply startup and processor reset timing, related to the clock generation unit (CGU) and reset control unit (RCU). In [Figure 9](#page-60-1), V<sub>DD\_SUPPLIES</sub> are V<sub>DD\_INT</sub>, V<sub>DD\_EXT</sub>, V<sub>DD\_DMG</sub>, V<sub>DD\_USB</sub>, V<sub>DD\_RTC</sub>, V<sub>DD\_OTP</sub>, and V<sub>DD\_HADC</sub>.

There is no power supply sequencing requirement for the ADSP-BF70x processor. However, if saving power during power-on is important, bringing up  $V_{DD\:INT}$  last is recommended. This avoids a small current drain in the  $V_{DD\:INT}$  domain during the transition period of I/O voltages from 0 V to within the voltage specification.

#### <span id="page-60-0"></span>**Table 30. Power-Up Reset Timing**



<span id="page-60-1"></span>

Figure 9. Power-Up Reset Timing

### **Asynchronous Read**

[Table 31](#page-61-0) and [Figure 10](#page-62-0) show asynchronous memory read timing, related to the static memory controller (SMC).

### <span id="page-61-0"></span>**Table 31. Asynchronous Memory Read (BxMODE = b#00)**



 $1$  SMC0\_BxCTL.ARDYEN bit = 1.

<sup>2</sup> RAT value set using the SMC\_BxTIM.RAT bits.

<sup>3</sup> PREST, RST, and PREAT values set using the SMC\_BxETIM.PREST bits, SMC\_BxTIM.RST bits, and the SMC\_BxETIM.PREAT bits.

<sup>4</sup> Output signals are SMC0\_Ax, SMC0\_AMSx, SMC0\_AOE, and SMC0\_ABEx.

<sup>5</sup> RHT value set using the SMC\_BxTIM.RHT bits.

 $^6$  SMC0\_BxCTL.ARDYEN bit = 0.



<span id="page-62-0"></span>Figure 10. Asynchronous Read

### **SMC Read Cycle Timing With Reference to SYS\_CLKOUT**

The following SMC specifications with respect to SYS\_CLKOUT are given to accommodate the connection of the SMC to programmable logic devices. These specifications assume that SYS\_CLKOUT is outputting a buffered version of SCLK0 by setting CGU\_CLKOUTSEL.CLKOUTSEL = 0x3. However, SCLK0 must not run faster than the maximum  $f_{OCLK}$  specification. For this example,  $RST = 0x2$ ,  $RAT = 0x4$ , and  $RHT = 0x1$ .

### Table 32. SMC Read Cycle Timing With Reference to SYS\_CLKOUT (BxMODE =  $b#00$ )



<sup>1</sup> Output signals are SMC0\_Ax,  $\overline{\mathrm{SMCO\_AMSx}}$ ,  $\overline{\mathrm{SMCO\_AOE}}$ , and  $\overline{\mathrm{SMCO\_ABEx}}$ .



Figure 11. Asynchronous Memory Read Cycle Timing

#### **Asynchronous Flash Read**

[Table 33](#page-64-0) and [Figure 12](#page-64-1) show asynchronous flash memory read timing, related to the static memory controller (SMC).

#### <span id="page-64-0"></span>**Table 33. Asynchronous Flash Read**



 $^{\rm 1}$  PREST value set using the SMC\_BxETIM.PREST bits.

 $^2\mathsf{RST}$  value set using the SMC\_BxTIM.RST bits.

<sup>3</sup> PREAT value set using the SMC\_BxETIM.PREAT bits.

<sup>4</sup> Output signals are SMC0\_Ax, SMC0\_AMS, SMC0\_AOE.

<sup>5</sup> RHT value set using the SMC\_BxTIM.RHT bits.

 $6$  SMC0\_BxCTL.ARDYEN bit = 0.

 ${\rm ^7}{\rm RAT}$  value set using the SMC\_BxTIM.RAT bits.



<span id="page-64-1"></span>Figure 12. Asynchronous Flash Read

### **Asynchronous Page Mode Read**

[Table 34](#page-65-0) and [Figure 13](#page-65-1) show asynchronous memory page mode read timing, related to the static memory controller (SMC).

#### <span id="page-65-0"></span>**Table 34. Asynchronous Page Mode Read**



<sup>1</sup> PREST, RST, PREAT and RAT values set using the SMC\_BxETIM.PREST bits, SMC\_BxTIM.RST bits, SMC\_BxETIM.PREAT bits, and the SMC\_BxTIM.RAT bits.

<sup>2</sup> RST value set using the SMC\_BxTIM.RST bits.

<sup>3</sup> Output signals are SMC0\_Ax, SMC0\_AMSx, SMC0\_AOE.

<sup>4</sup> RHT value set using the SMC\_BxTIM.RHT bits.

 $^{5}\rm SMC\_BxCTL.$  ARDYEN bit = 0.

<sup>6</sup> RAT value set using the SMC\_BxTIM.RAT bits.



<span id="page-65-1"></span>Figure 13. Asynchronous Page Mode Read

#### **Asynchronous Write**

[Table 35](#page-66-0) and [Figure 14](#page-66-1) show asynchronous memory write timing, related to the static memory controller (SMC).

#### <span id="page-66-0"></span>**Table 35. Asynchronous Memory Write (BxMODE = b#00)**



<sup>1</sup> SMC\_BxCTL.ARDYEN bit = 1.

 $^2\rm{WAT}$  value set using the SMC\_BxTIM.WAT bits.

<sup>3</sup> PREST, WST, PREAT values set using the SMC\_BxETIM.PREST bits, SMC\_BxTIM.WST bits, SMC\_BxETIM.PREAT bits, and the SMC\_BxTIM.RAT bits.

<sup>4</sup> Output signals are DATA, SMC0\_Ax, SMC0\_AMSx, SMC0\_ABEx.

<sup>5</sup> WHT value set using the SMC\_BxTIM.WHT bits.

 $6$  SMC\_BxCTL.ARDYEN bit = 0.



<span id="page-66-1"></span>Figure 14. Asynchronous Write

### **SMC Write Cycle Timing With Reference to SYS\_CLKOUT**

The following SMC specifications with respect to SYS\_CLKOUT are given to accommodate the connection of the SMC to programmable logic devices. These specifications assume that SYS\_CLKOUT is outputting a buffered version of SCLK0 by setting CGU\_CLKOUTSEL.CLKOUTSEL = 0x3. However, SCLK0 must not run faster than the maximum  $f_{OCLK}$  specification. For this example WST =  $0x2$ , WAT =  $0x2$ , and WHT =  $0x1$ .

### Table 36. SMC Write Cycle Timing With Reference to SYS\_CLKOUT (BxMODE =  $b#00$ )



<sup>1</sup> Output pins/balls include  $\overline{SMCO\_AMSx}$ ,  $\overline{SMCO\_ABEx}$ ,  $SMCO\_Ax$ ,  $SMCO\_DX$ ,  $\overline{SMCO\_AOE}$ , and  $\overline{SMCO\_AWE}$ .





#### **Asynchronous Flash Write**

[Table 37](#page-68-0) and [Figure 16](#page-68-1) show asynchronous flash memory write timing, related to the static memory controller (SMC).

#### <span id="page-68-0"></span>**Table 37. Asynchronous Flash Write**



<sup>1</sup> PREST value set using the SMC\_BxETIM.PREST bits.

 $^{\rm 2}$  PREAT value set using the SMC\_BxETIM.PREAT bits.

<sup>3</sup> WST value set using the SMC\_BxTIM.WST bits.

<sup>4</sup> Output signals are DATA, SMC0\_Ax, SMC0\_AMSx, SMC0\_ABEx.

<sup>5</sup> WHT value set using the SMC\_BxTIM.WHT bits.

 $6$  SMC\_BxCTL.ARDYEN bit = 0.

 $^7\rm{WAT}$  value set using the SMC\_BxTIM.WAT bits.





#### <span id="page-68-1"></span>**All Accesses**

[Table 38](#page-68-2) describes timing that applies to all memory accesses, related to the static memory controller (SMC).

#### <span id="page-68-2"></span>**Table 38. All Accesses**



### **DDR2 SDRAM Clock and Control Cycle Timing**

[Table 39](#page-69-0) and [Figure 17](#page-69-1) show DDR2 SDRAM clock and control cycle timing, related to the dynamic memory controller (DMC).

## <span id="page-69-0"></span>Table 39. DDR2 SDRAM Read Cycle Timing, V<sub>DD\_DMC</sub> Nominal 1.8 V





<span id="page-69-1"></span>**NOTE: CONTROL = DMC0\_CS0, DMC0\_CKE, DMC0\_RAS, DMC0\_CAS, AND DMC0\_WE. ADDRESS = DMC0\_A00-13, AND DMC0\_BA0-2.**

Figure 17. DDR2 SDRAM Clock and Control Cycle Timing

#### **DDR2 SDRAM Read Cycle Timing**

[Table 40](#page-70-0) and [Figure 18](#page-70-1) show DDR2 SDRAM read cycle timing, related to the dynamic memory controller (DMC).

### <span id="page-70-0"></span>Table 40. DDR2 SDRAM Read Cycle Timing, V<sub>DD\_DMC</sub> Nominal 1.8 V



 $^{\rm 1}$  To ensure proper operation of the DDR2, all the DDR2 guidelines have to be strictly followed.



<span id="page-70-1"></span>Figure 18. DDR2 SDRAM Controller Input AC Timing

### **DDR2 SDRAM Write Cycle Timing**

[Table 41](#page-71-0) and [Figure 19](#page-71-1) show DDR2 SDRAM write cycle timing, related to the dynamic memory controller (DMC).

## <span id="page-71-0"></span>Table 41. DDR2 SDRAM Write Cycle Timing,  $\rm V_{DD\_DMC}$  Nominal 1.8 V



 $^{\rm 1}$  To ensure proper operation of the DDR2, all the DDR2 guidelines have to be strictly followed.

<sup>2</sup> Write command to first DMC0\_DQS delay = WL  $\times$  t<sub>CK</sub> + t<sub>DQSS</sub>.



<span id="page-71-1"></span>Figure 19. DDR2 SDRAM Controller Output AC Timing
#### **Mobile DDR SDRAM Clock and Control Cycle Timing**

[Table 42](#page-72-0) and [Figure 20](#page-72-1) show mobile DDR SDRAM clock and control cycle timing, related to the dynamic memory controller (DMC).

### <span id="page-72-0"></span>Table 42. Mobile DDR SDRAM Clock and Control Cycle Timing, V<sub>DD\_DMC</sub> Nominal 1.8 V





<span id="page-72-1"></span>**NOTE: CONTROL = DMC0\_CS0, DMC0\_CKE, DMC0\_RAS, DMC0\_CAS, AND DMC0\_WE. ADDRESS = DMC0\_A00-13, AND DMC0\_BA0-2.**

Figure 20. Mobile DDR SDRAM Clock and Control Cycle Timing

### **Mobile DDR SDRAM Read Cycle Timing**

[Table 43](#page-73-0) and [Figure 21](#page-73-1) show mobile DDR SDRAM read cycle timing, related to the dynamic memory controller (DMC).

### <span id="page-73-0"></span>Table 43. Mobile DDR SDRAM Read Cycle Timing, V<sub>DD\_DMC</sub> Nominal 1.8 V



<span id="page-73-1"></span>

Figure 21. Mobile DDR SDRAM Controller Input AC Timing

#### **Mobile DDR SDRAM Write Cycle Timing**

[Table 44](#page-74-0) and [Figure 22](#page-74-1) show mobile DDR SDRAM write cycle timing, related to the dynamic memory controller (DMC).

### <span id="page-74-0"></span>Table 44. Mobile DDR SDRAM Write Cycle Timing, V<sub>DD\_DMC</sub> Nominal 1.8 V



<sup>1</sup> Write command to first DMC0\_DQS delay = WL  $\times$  t<sub>CK</sub> + t<sub>DQSS</sub>.



<span id="page-74-1"></span>Figure 22. Mobile DDR SDRAM Controller Output AC Timing

### **General-Purpose I/O Port Timing (GPIO)**

[Table 45](#page-75-1) and [Figure 23](#page-75-2) describe I/O timing, related to the general-purpose ports (PORT).

#### <span id="page-75-1"></span>**Table 45. General-Purpose I/O Port Timing**





Figure 23. General-Purpose I/O Port Timing

#### <span id="page-75-2"></span><span id="page-75-0"></span>**Timer Cycle Timing**

[Table 46](#page-75-3) and [Figure 24](#page-75-4) describe timer expired operations, related to the general-purpose timer (TIMER). The input signal is asynchronous in width capture mode and external clock mode and has an ideal maximum input frequency of (f<sub>SCLK0</sub>/4) MHz. The Period Value (VALUE) is the timer period assigned in the TMx\_TMRn\_PER register and can range from 2 to  $2^{32}$  – 1.

### <span id="page-75-3"></span>**Table 46. Timer Cycle Timing**



<sup>1</sup>This specification indicates the minimum instantaneous width that can be tolerated due to duty cycle variation or jitter for TMx signals in width capture and external clock modes. The ideal maximum frequency for TMx signals is listed in [Timer Cycle Timing](#page-75-0) on this page.

<span id="page-75-4"></span>



#### **Up/Down Counter/Rotary Encoder Timing**

[Table 47](#page-76-0) and [Figure 25](#page-76-1) describe timing, related to the general-purpose counter (CNT).

#### <span id="page-76-0"></span>**Table 47. Up/Down Counter/Rotary Encoder Timing**



<span id="page-76-1"></span>

Figure 25. Up/Down Counter/Rotary Encoder Timing

### **Debug Interface (JTAG Emulation Port) Timing**

[Table 48](#page-77-0) and [Figure 26](#page-77-1) provide I/O timing, related to the debug interface (JTAG emulator port).

### <span id="page-77-0"></span>**Table 48. JTAG Port Timing**



<sup>1</sup> System inputs = DMC0\_DQxx, DMC0\_LDQS, <del>DMC0\_LDQS</del>, DMC0\_UDQS, DMC0\_UDQS, PA\_xx, PB\_xx, PC\_xx, SYS\_BMODEx, SYS\_HWRST, SYS\_FAULT, SYS\_NMI, TWI0\_SCL, TWI0\_SDA, and SYS\_EXTWAKE.

 $^2$  50 MHz maximum.

<sup>3</sup> System outputs = DMC0\_Axx, DMC0\_BAx, DMC0\_CAS, DMC0\_CK, DMC0\_CK, DMC0\_CKE, DMC0\_CS0, DMC0\_DQxx, DMC0\_LDM, DMC0\_LDQS, DMC0\_LDQS, DMC0\_ODT, DMC0\_RAS, DMC0\_UDM, DMC0\_UDQS, DMC0\_UDQS, DMC0\_WE, PA\_xx, PB\_xx, PC\_xx, SYS\_CLKOUT, SYS\_FAULT, SYS\_RESOUT, and SYS\_NMI.

<span id="page-77-1"></span>

Figure 26. JTAG Port Timing

#### **Serial Ports**

To determine whether serial port (SPORT) communication is possible between two devices at clock speed n, the following specifications must be confirmed: 1) frame sync delay and frame sync setup and hold, 2) data delay and data setup and hold, and 3) serial clock (SPT\_CLK) width. In [Figure 27](#page-80-0) either the rising edge or the falling edge of SPT\_CLK (external or internal) can be used as the active sampling edge.

When externally generated the SPORT clock is called fSPTCLKEXT:

$$
t_{SPTCLKEXT} = \frac{1}{f_{SPTCLKEXT}}
$$

When internally generated, the programmed SPORT clock (f<sub>SPTCLKPROG</sub>) frequency in MHz is set by the following equation where CLKDIV is a field in the SPORT\_DIV register that can be set from 0 to 65,535:

$$
f_{SPTCLKPROG} = \frac{f_{SCLKO}}{(CLKDIV + 1)}
$$

$$
t_{SPTCLKPROG} = \frac{1}{f_{SPTCLKPROG}}
$$

#### **Table 49. Serial Ports—External Clock**



<sup>1</sup> Referenced to sample edge.

<sup>2</sup>This specification indicates the minimum instantaneous width or period that can be tolerated due to duty cycle variation or jitter on the external SPT\_CLK. For the external SPT\_CLK ideal maximum frequency, see the f<sub>SPTCLKEXT</sub> specification in [Table 18 on Page 52](#page-51-0) in [Clock Related Operating Conditions](#page-50-0).

<sup>3</sup> Referenced to drive edge.

**Table 50. Serial Ports—Internal Clock**



 $^{\rm 1}$  Referenced to the sample edge.

<sup>2</sup> Referenced to drive edge.

 $3$  See [Table 18 on Page 52](#page-51-0) in [Clock Related Operating Conditions](#page-50-0) for details on the minimum period that may be programmed for t $s_{\text{PTCLKPROG}}$ .



<span id="page-80-0"></span>Figure 27. Serial Ports

#### **Table 51. Serial Ports—Enable and Three-State**



<sup>1</sup> Referenced to drive edge.





The SPT\_TDV output signal becomes active in SPORT multichannel mode. During transmit slots (enabled with active channel selection registers) the SPT\_TDV is asserted for communication with external devices.

#### **Table 52. Serial Ports—Transmit Data Valid (TDV)**



<sup>1</sup> Referenced to drive edge.



Figure 29. Serial Ports—Transmit Data Valid Internal and External Clock

#### **Table 53. Serial Ports—External Late Frame Sync**



<sup>1</sup> The t<sub>DDTLFSE</sub> and t<sub>DDTENFS</sub> parameters apply to left-justified as well as standard serial mode, and MCE = 1, MFD = 0.



Figure 30. External Late Frame Sync

#### **Serial Peripheral Interface (SPI) Port—Master Timing**

[Table 54](#page-84-0) and [Figure 31](#page-85-0) describe serial peripheral interface (SPI) port master operations.

When internally generated, the programmed SPI clock (f<sub>SPICLKPROG</sub>) frequency in MHz is set by the following equation where BAUD is a field in the SPI\_CLK register that can be set from 0 to 65,535:

$$
f_{SPICLKPROG} = \frac{f_{SCLKO}}{(BAUD+1)}
$$

$$
t_{SPICLKPROG} = \frac{1}{f_{SPICLKPROG}}
$$

Note that:

- In dual mode data transmit, the SPI\_MISO signal is also an output.
- In quad mode data transmit, the SPI\_MISO, SPI\_D2, and SPI\_D3 signals are also outputs.
- In dual mode data receive, the SPI\_MOSI signal is also an input.
- In quad mode data receive, the SPI\_MOSI, SPI\_D2, and SPI\_D3 signals are also inputs.
- To add additional frame delays, see the documentation for the SPI\_DLY register in the hardware reference manual.

#### <span id="page-84-0"></span>**Table 54. Serial Peripheral Interface (SPI) Port—Master Timing**



<sup>1</sup> See [Table 18 on Page 52](#page-51-0) in [Clock Related Operating Conditions](#page-50-0) for details on the minimum period that may be programmed for t<sub>SPICLKPROG</sub>. <sup>2</sup> STOP value set using the SPI\_DLY.STOP bits.



<span id="page-85-0"></span>Figure 31. Serial Peripheral Interface (SPI) Port—Master Timing

#### **Serial Peripheral Interface (SPI) Port—Slave Timing**

[Table 55](#page-86-0) and [Figure 32](#page-87-0) describe serial peripheral interface (SPI) port slave operations. Note that:

- In dual mode data transmit, the SPI\_MOSI signal is also an output.
- In quad mode data transmit, the SPI\_MOSI, SPI\_D2, and SPI\_D3 signals are also outputs.
- In dual mode data receive, the SPI\_MISO signal is also an input.
- In quad mode data receive, the SPI\_MISO, SPI\_D2, and SPI\_D3 signals are also inputs.
- In SPI slave mode, the SPI clock is supplied externally and is called fSPICLKEXT:

$$
t_{SPICLKEY} = \frac{1}{f_{SPICLKEXT}}
$$

#### <span id="page-86-0"></span>**Table 55. Serial Peripheral Interface (SPI) Port—Slave Timing**



<sup>1</sup>This specification indicates the minimum instantaneous width or period that can be tolerated due to duty cycle variation or jitter on the external SPI\_CLK. For the external SPI\_CLK ideal maximum frequency see the  $\rm f_{SPECTR}$  specification in [Table 18 on Page 52](#page-51-0) of [Clock Related Operating Conditions.](#page-50-0)



<span id="page-87-0"></span>Figure 32. Serial Peripheral Interface (SPI) Port—Slave Timing

#### **Serial Peripheral Interface (SPI) Port—SPI\_RDY Slave Timing**

**Table 56. SPI Port—SPI\_RDY Slave Timing**





Figure 33. SPI\_RDY De-assertion from Valid Input SPI\_CLK Edge in Slave Mode Receive (FCCH = 0)



Figure 34. SPI\_RDY De-assertion from Valid Input SPI\_CLK Edge in Slave Mode Transmit (FCCH = 1)

### **Serial Peripheral Interface (SPI) Port—Open Drain Mode (ODM) Timing**

In [Figure 35](#page-89-0) and [Figure 36,](#page-90-0) the outputs can be SPI\_MOSI SPI\_MISO, SPI\_D2, and/or SPI\_D3 depending on the mode of operation.

### **Table 57. SPI Port ODM Master Mode Timing**



<span id="page-89-0"></span>

Figure 35. ODM Master

**Table 58. SPI Port—ODM Slave Mode**



<span id="page-90-0"></span>

Figure 36. ODM Slave

### **Serial Peripheral Interface (SPI) Port—SPI\_RDY Timing**

SPI\_RDY is used to provide flow control. The CPOL and CPHA bits are set in SPI\_CTL, while LEADX, LAGX, and STOP are in SPI\_DLY.

### **Table 59. SPI Port—SPI\_RDY Timing**



 $^{\rm 1}$  BAUD value set using the SPI\_CLK.BAUD bits.



Figure 37. SPI\_RDY Setup Before SPI\_CLK with CPHA = 0





Figure 39. SPI\_CLK Switching Diagram after SPI\_RDY Assertion, CPHA = x

#### **Enhanced Parallel Peripheral Interface Timing**

The following tables and figures describe enhanced parallel peripheral interface timing operations. The POLC bits in the EPPI\_CTL register may be used to set the sampling/driving edges of the EPPI clock.

When internally generated, the programmed PPI clock (f<sub>PCLKPROG</sub>) frequency in MHz is set by the following equation where VALUE is a field in the EPPI\_CLKDIV register that can be set from 0 to 65,535:

$$
f_{PCLKPROG} = \frac{f_{SCLK0}}{(VALUE + 1)}
$$

 $t_{PCLKPROG} = \frac{1}{f}$ *f PCLKPROG*  $=$   $\frac{1}{5}$ 

When externally generated the EPPI\_CLK is called f<sub>PCLKEXT</sub>:

$$
t_{PCLKEY} = \frac{1}{f_{PCLKEY}}
$$

#### **Table 60. Enhanced Parallel Peripheral Interface—Internal Clock**



 $^1$  See [Table 18 on Page 52](#page-51-0) in [Clock Related Operating Conditions](#page-50-0) for details on the minimum period that may be programmed for t $_{\rm{PCLKPRGG}\textrm{-}}$ 



Figure 40. PPI Internal Clock GP Receive Mode with Internal Frame Sync Timing



Figure 41. PPI Internal Clock GP Transmit Mode with Internal Frame Sync Timing



Figure 42. PPI Internal Clock GP Receive Mode with External Frame Sync Timing







Figure 44. Clock Gating Mode with Internal Clock and External Frame Sync Timing

**Table 61. Enhanced Parallel Peripheral Interface—External Clock** 



 $^{\rm 1}$  This specification indicates the minimum instantaneous width or period that can be tolerated due to duty cycle variation or jitter on the external EPPI\_CLK. For the external EPPI\_CLK ideal maximum frequency, see the  $f_{PCLKEXT}$  specification in [Table 18 on Page 52](#page-51-0) in [Clock Related Operating Conditions](#page-50-0).



Figure 45. PPI External Clock GP Receive Mode with Internal Frame Sync Timing



Figure 46. PPI External Clock GP Transmit Mode with Internal Frame Sync Timing



Figure 47. PPI External Clock GP Receive Mode with External Frame Sync Timing





#### **Universal Asynchronous Receiver-Transmitter (UART) Ports—Receive and Transmit Timing**

The universal asynchronous receiver-transmitter (UART) ports receive and transmit operations are described in the *ADSP-BF70x Blackfin+ Processor Hardware Reference*.

#### **Controller Area Network (CAN) Interface**

The controller area network (CAN) interface timing is described in the *ADSP-BF70x Blackfin+ Processor Hardware Reference*.

#### **Universal Serial Bus (USB) On-The-Go—Receive and Transmit Timing**

[Table 62](#page-98-0) describes the universal serial bus (USB) on-the-go receive and transmit operations.

### <span id="page-98-0"></span>**Table 62. USB On-The-Go—Receive and Transmit Timing**



#### **Mobile Storage Interface (MSI) Controller Timing**

[Table 64](#page-99-1) and [Figure 49](#page-100-0) show I/O timing, related to the mobile storage interface (MSI).

The MSI timing depends on the period of the input clock that has been routed to the MSI peripheral (t<sub>MSICLKIN</sub>) by setting the MSI0\_UHS\_EXT register. See [Table 63](#page-99-0) for this information.

#### <span id="page-99-0"></span>**Table 63. t**MSICLKIN Settings



$$
t_{MSICLKIN} = \frac{1}{f_{MSICLKIN}}
$$

 $(f_{\rm MSICLKPROG})$  frequency in MHz is set by the following equation where DIV0 is a field in the MSI\_CLKDIV register that can be set from 0 to 255. When DIV0 is set between 1 and 255, the following equation is used to determine  $f_{\text{MSICLKPROG}}$ :

$$
f_{MSICLKPROG} = \frac{f_{MSICLKIN}}{DIV0 \times 2}
$$

When  $DIVO = 0$ ,

$$
f_{MSICLKPROG} = f_{MSICLKIN}
$$

Also note the following:

$$
t_{MSICLKPROG} = \frac{1}{f_{MSICLKPROG}}
$$

#### <span id="page-99-1"></span>**Table 64. MSI Controller Timing**



<sup>1</sup> See [Table 18 on Page 52](#page-51-0) in [Clock Related Operating Conditions](#page-50-0) for details on the minimum period that may be programmed for t<sub>MSICLKPROG</sub>.

<span id="page-100-0"></span>

Figure 49. MSI Controller Timing

### **OUTPUT DRIVE CURRENTS**

[Figure 50](#page-101-0) through [Figure 61](#page-103-0) show typical current-voltage characteristics for the output drivers of the ADSP-BF70x Blackfin processors. The curves represent the current drive capability of the output drivers as a function of output voltage.



Figure 50. Driver Type A Current (1.8 V V<sub>DD EXT</sub>)

<span id="page-101-0"></span>

Figure 51. Driver Type A Current (3.3 V V<sub>DD\_EXT</sub>)



Figure 54. Driver Type B and Driver Type C (DDR Drive Strength 34 Ω)



Figure 55. Driver Type B and Driver Type C (DDR Drive Strength 40 Ω)



Figure 56. Driver Type B and Driver Type C (DDR Drive Strength 50 Ω)



Figure 57. Driver Type B and Driver Type C (DDR Drive Strength 60 Ω)



Figure 58. Driver Type B and Driver Type C (DDR Drive Strength 34 Ω)





Figure 59. Driver Type B and Driver Type C (DDR Drive Strength 40 Ω)

Figure 60. Driver Type B and Driver Type C (DDR Drive Strength 50 Ω)



<span id="page-103-0"></span>Figure 61. Driver Type B and Device Driver C (DDR Drive Strength 60 Ω)

### **TEST CONDITIONS**

All timing requirements appearing in this data sheet were mea-sured under the conditions described in this section. [Figure 62](#page-103-1) shows the measurement point for ac measurements (except output enable/disable). The measurement point  $V_{MEAS}$  is  $V_{DD-EXT}/2$ for  $V_{DD$   $EXT$  (nominal) = 1.8 V/3.3 V.



<span id="page-103-1"></span>Figure 62. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

#### **Output Enable Time Measurement**

Output balls are considered to be enabled when they have made a transition from a high impedance state to the point when they start driving.

The output enable time  $t_{ENA}$  is the interval from the point when a reference signal reaches a high or low voltage level to the point when the output starts driving as shown on the right side of [Figure 63.](#page-103-2)

<span id="page-103-2"></span>

The time  ${\rm t_{ENA\_MEASURED}}$  is the interval from when the reference signal switches to when the output voltage reaches  $V_{TRIP}$  (high) or  $V_{TRIP}$  (low). For  $V_{DD\_EXT}$  (nominal) = 1.8 V,  $V_{TRIP}$  (high) is 1.05 V, and  $V_{TRIP}$  (low) is 0.75 V. For  $V_{DD\_EXT}$  (nominal) = 3.3 V,  $V<sub>TRIP</sub>$  (high) is 1.9 V, and  $V<sub>TRIP</sub>$  (low) is 1.4 V. Time  $t<sub>TRIP</sub>$  is the interval from when the output starts driving to when the output reaches the  $V_{TRIP}$  (high) or  $V_{TRIP}$  (low) trip voltage.

Time  $t_{ENA}$  is calculated as shown in the equation:

 $t_{ENA} = t_{ENA\_MEASURED} - t_{TRIP}$ 

If multiple balls (such as the data bus) are enabled, the measurement value is that of the first ball to start driving.

#### **Output Disable Time Measurement**

Output balls are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The output disable time t<sub>DIS</sub> is the difference between  ${\rm t}_{\rm DIS\ MEASURED}$  and  ${\rm t}_{\rm DECAY}$  as shown on the left side of [Figure 63.](#page-103-2)

$$
t_{DIS} = t_{DIS\_MEASURED} - t_{DECAY}
$$

The time for the voltage on the bus to decay by  $\Delta V$  is dependent on the capacitive load,  $C_L$  and the load current,  $I_L$ . This decay time can be approximated by the equation:

$$
t_{DECAY} = (C_L \Delta V) / I_L
$$

The time  $t_{\text{DECAY}}$  is calculated with test loads  $C_L$  and  $I_L$ , and with  $\Delta \rm V$  equal to 0.25 V for  $\rm V_{\rm DD\_EXT}$  (nominal) = 3.3 V and 0.15 V for  $V_{DD$   $EXT$  (nominal) = 1.8V.

The time  $t_{DIS\ MEASURED}$  is the interval from when the reference signal switches, to when the output voltage decays ΔV from the measured output high or output low voltage.

#### **Example System Hold Time Calculation**

To determine the data output hold time in a particular system, first calculate t<sub>DECAY</sub> using the previous equation. Choose  $\Delta V$  to be the difference between the processor's output voltage and the input threshold for the device requiring the hold time.  $C_{\text{L}}$  is the total bus capacitance (per data line), and  $I_L$  is the total leakage or three-state current (per data line). The hold time will be  $t_{\text{DECAY}}$ plus the various output disable times as specified in the [Timing](#page-59-0)  [Specifications on Page 60](#page-59-0).

#### **Capacitive Loading**

Output delays and holds are based on standard capacitive loads of an average of 6 pF on all balls (see [Figure 64](#page-104-0)).  $\rm V_{LOAD}$  is equal to  $V_{DDEXT}/2$ . The graphs of [Figure 65](#page-104-1) through [Figure 68](#page-104-2) show how output rise time varies with capacitance. The delay and hold specifications given should be derated by a factor derived from these figures. The graphs in these figures may not be linear outside the ranges shown.



#### **NOTES:**

**THE WORST CASE TRANSMISSION LINE DELAY IS SHOWN AND CAN BE USED FOR THE OUTPUT TIMING ANALYSIS TO REFELECT THE TRANSMISSION LINE EFFECT AND MUST BE CONSIDERED. THE TRANSMISSION LINE (TD) IS FOR LOAD ONLY AND DOES NOT AFFECT THE DATA SHEET TIMING SPECIFICATIONS.**

**ANALOG DEVICES RECOMMENDS USING THE IBIS MODEL TIMING FOR A GIVEN SYSTEM REQUIREMENT. IF NECESSARY, A SYSTEM MAY INCORPORATE EXTERNAL DRIVERS TO COMPENSATE FOR ANY TIMING DIFFERENCES.** 

<span id="page-104-0"></span>



<span id="page-104-1"></span>Figure 65. Driver Type A Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance ( $V_{DD\_EXT}$  = 1.8 V)



Figure 66. Driver Type A Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance ( $V_{DDEXT} = 3.3 V$ )



Figure 67. Driver Type B & C Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance ( $V_{DDDMC} = 1.8 V$ )



<span id="page-104-2"></span>

#### **ENVIRONMENTAL CONDITIONS**

To determine the junction temperature on the application printed circuit board, use the following equation:

$$
T_J = T_{CASE} + (\Psi_{JT} \times P_D)
$$

where:

 $T_I$  = Junction temperature (°C).

 $T_{\text{CASE}}$  = Case temperature (°C) measured by customer at top center of package.

 $\Psi_{IT}$  = From [Table 65](#page-105-0) and [Table 66.](#page-105-1)

 $P_D$  = Power dissipation (see Total Internal Power Dissipation [on Page 56](#page-55-0) for the method to calculate  $P_D$ ).

Values of  $\theta_{JA}$  are provided for package comparison and printed circuit board design considerations.  $\theta_{IA}$  can be used for a first order approximation of  $T_J$  by the equation:

$$
T_J = T_A + (\theta_{JA} \times P_D)
$$

where:

 $T_A$  = Ambient temperature (°C).

Values of  $\theta_{\text{IC}}$  are provided for package comparison and printed circuit board design considerations when an external heat sink is required.

In [Table 65](#page-105-0) and [Table 66](#page-105-1), airflow measurements comply with JEDEC standards JESD51-2 and JESD51-6. The junction-tocase measurement complies with MIL-STD-883 (Method 1012.1). All measurements use a 2S2P JEDEC test board.

<span id="page-105-0"></span>**Table 65. Thermal Characteristics for CSP\_BGA**



<span id="page-105-1"></span>



### ADSP-BF70x 184-BALL CSP\_BGA BALL ASSIGNMENTS (NUMERICAL BY BALL NUMBER)

[Figure 69](#page-106-0) shows an overview of signal placement on the 184-ball CSP\_BGA.

[Table 67](#page-107-0) lists the 184-ball CSP\_BGA package by ball number for the ADSP-BF70x. [Table 68](#page-108-0) lists the 184-ball CSP\_BGA package by signal.



<span id="page-106-0"></span>Figure 69. 184-Ball CSP\_BGA Configuration

<span id="page-107-0"></span>**Table 67. 184-Ball CSP\_BGA Ball Assignment (Numerical by Ball Number)** 


**Table 68. ADSP-BF70x 184-Ball CSP\_BGA Ball Assignments (Alphabetical by Signal Name)** 



### ADSP-BF70x 12 mm  $\times$  12 mm 88-LEAD LFCSP (QFN) LEAD ASSIGNMENTS (NUMERICAL BY LEAD NUMBER)

[Figure 70](#page-109-0) shows an overview of signal placement on the  $12$  mm  $\times$  12 mm 88-lead LFCSP (QFN).



<span id="page-109-0"></span>Figure 70. 12 mm × 12 mm 88-Lead LFCSP (QFN) Configuration

[Table 69](#page-110-0) lists the 12 mm × 12 mm 88-Lead LFCSP (QFN) package by lead number for the ADSP-BF70x. [Table 70](#page-111-0) lists the 12 mm × 12 mm 88-Lead LFCSP (QFN) package by signal.



### <span id="page-110-0"></span>**Table 69. 12 mm × 12 mm 88-Lead LFCSP (QFN) Lead Assignment (Numerical by Lead Number)**

<span id="page-111-0"></span>**Table 70. ADSP-BF70x 12 mm × 12 mm 88 -Lead LFCSP (QFN) Lead Assignments (Alphabetical by Signal Name)** 



### OUTLINE DIMENSIONS

Dimensions for the 12 mm  $\times$  12 mm CSP\_BGA package in [Figure 71](#page-112-0) are shown in millimeters.



**COMPLIANT TO JEDEC STANDARDS MO-275-GGAA-1**

<span id="page-112-0"></span>Figure 71. 184-Ball Chip Scale Package Ball Grid Array [CSP\_BGA] (BC-184-1) Dimensions shown in millimeters

Dimensions for the  $12 \text{ mm} \times 12 \text{ mm}$  LFCSP\_VQ package in [Figure 72](#page-113-1) are shown in millimeters.



**COMPLIANT TO JEDEC STANDARDS MO-220**

Figure 72. 88-Lead Lead Frame Chip Scale Package [LFCSP\_VQ] (CP-88-8) Dimensions shown in millimeters

### <span id="page-113-1"></span>**SURFACE-MOUNT DESIGN**

[Table 71](#page-113-0) is provided as an aid to PCB design. For industrystandard design recommendations, refer to IPC-7351, *Generic Requirements for Surface-Mount Design and Land Pattern Standard*.

### <span id="page-113-0"></span>**Table 71. CSP\_BGA Data for Use with Surface-Mount Design**



### **PLANNED AUTOMOTIVE PRODUCTION PRODUCTS**



 $^1$  Select Automotive grade products, supporting –40°C to +105°C  $\rm T_{AMBERT}$  condition, will be available when they appear in the Automotive Products table.

 $2$  Z = RoHS Compliant Part.

 $^3\mathrm{\textsc{xx}}$  denotes the current die revision.

<sup>4</sup> Referenced temperature is ambient temperature. The ambient temperature is not a specification. See [Operating Conditions on Page 50](#page-49-0) for the junction temperature  $(T_j)$  specification which is the only temperature specifi

### **ORDERING GUIDE**



 $^1\mathsf{Z}$  = RoHS Compliant Part.

<sup>2</sup> Referenced temperature is ambient temperature. The ambient temperature is not a specification. See [Operating Conditions on Page 50](#page-49-0) for the junction temperature (T<sub>J</sub>) specification which is the only temperature specification.

**©2015 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D12396-0-9/15(A)** 



www.analog.com



#### **ООО "ЛайфЭлектроникс" "LifeElectronics" LLC**

*ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 30101810900000000703 БИК 044030703* 

 *Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.*

*С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров*

 *Мы предлагаем:*

- *Конкурентоспособные цены и скидки постоянным клиентам.*
- *Специальные условия для постоянных клиентов.*
- *Подбор аналогов.*
- *Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.*
- *Приемлемые сроки поставки, возможна ускоренная поставка.*
- *Доставку товара в любую точку России и стран СНГ.*
- *Комплексную поставку.*
- *Работу по проектам и поставку образцов.*
- *Формирование склада под заказчика.*
- *Сертификаты соответствия на поставляемую продукцию (по желанию клиента).*
- *Тестирование поставляемой продукции.*
- *Поставку компонентов, требующих военную и космическую приемку.*
- *Входной контроль качества.*
- *Наличие сертификата ISO.*

 *В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.*

*Конструкторский отдел помогает осуществить:*

- *Регистрацию проекта у производителя компонентов.*
- *Техническую поддержку проекта.*
- *Защиту от снятия компонента с производства.*
- *Оценку стоимости проекта по компонентам.*
- *Изготовление тестовой платы монтаж и пусконаладочные работы.*



 *Tел: +7 (812) 336 43 04 (многоканальный) Email: [org@lifeelectronics.ru](mailto:org@lifeelectronics.ru)*

#### *www[.lifeelectronics.ru](http://lifeelectronics.ru/)*