

LTC6417

Features

- ⁿ **1.6GHz –3dB Small Signal Bandwidth**
- Low Distortion Driving 50Ω Load, 2.4V_{P-P} Out **–100dBc/–69dBc HD2/HD3 at 140MHz**
	- **–80dBc IM3 and 46dBm OIP3 at 140MHz**
	- **–100dBc/–66dBc HD2/HD3 at 380MHz**
	- **–68dBc IM3 and 39dBm OIP3 at 380MHz**
- ⁿ **1.5nV/√Hz Output Noise**
- ⁿ **4.3pA/√Hz Input Current Noise**
- ⁿ **Programmable High Speed, Fast Recovery Output Clamping**
- ⁿ **4.28VP-P Maximum Output Swing on a 50Ω Differential Load**
- DC-Coupled Signal Path
- Operates on Single 4.75V to 5.25V Supply
- Power: 615mW on 5V, Can Be Reduced to 370mW, Shutdown Mode 120mW
- **3mm** \times **4mm 20-Lead QFN Package**

Applications

- Differential ADC Driver
- CCD Buffer
- \blacksquare Cable Driver
- 50Ω Buffer

 LT , LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

ECHNOLOGY 1.6GHz Low Noise High Linearity Differential Buffer/16-Bit ADC Driver with Fast Clamp

DESCRIPTION

The LTC®6417 is a differential unity gain buffer that can drive a 50Ω load with extremely low noise and excellent linearity. It is well suited for driving high speed 14- and 16-bit pipeline ADCs with input signals from DC to beyond 600MHz. Differential input impedance is 18.5kΩ, allowing 1:4 and 1:8 transformers to be used at the input providing additional system gain in 50Ω systems.

With no external biasing or gain setting components and a flow-through pinout, the LTC6417 is very easy to use. It can be DC-coupled and has a common mode output offset of –60mV. The LTC6417 input pins are internally biased to provide an output common mode voltage that is set by the voltage on the V_{CM} pin for AC-coupled applications.

Supply current is typically 123mA and the LTC6417 operates on supply voltages ranging from 4.75V to 5.25V. Power consumption can be reduced to 74mA via the PWRADJ pin. The LTC6417 also has a hardware shutdown feature which reduces current consumption to 24mA.

The LTC6417 features fast, adjustable output voltage clamping to help protect subsequent circuitry. The CLHI pin sets the maximum swing, while a symmetric minimum swing is set up internally. LTC6417 $V_{\overline{OR}}$ pin will signal overrange when the clamps limit output voltage.

The LTC6417 is packaged in a 20-lead 3mm \times 4mm QFN package. Pinout is optimized for placement directly adjacent to Linear Technology's high speed 14- and 16-bit ADCs.

Absolute Maximum Ratings Pin Configuration

(Note 1)

Order Information

*Temperature grades are identified by a label on the shipping container.

Consult LTC Marketing for parts specified with wider operating temperature ranges.

Consult LTC Marketing for information on lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

DC ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at T_A = 25°C. V⁺ = 5V, GND = 0V, No R_{LOAD}, C_{LOAD} = 6pF. V_{CM} = 1.25V, CLHI = V⁺, PWRADJ = V⁺, SHDN = 0V unless otherwise noted. V_{INCM} is defined as (IN⁺ + IN⁻)/2. V_{OUTCM} is defined as (OUT⁺ + OUT⁻)/2. V_{INDIFF} is defined as (IN⁺ – IN⁻). V_{OUTDIFF} is defined as (OUT⁺ – OUT⁻). See DC test circuit schematic.

DC ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at T_A = 25°C. V⁺ = 5V, GND = 0V, No R_{LOAD}, C_{LOAD} = 6pF. V_{CM} = 1.25V, CLHI = V⁺, PWRADJ = V⁺, SHDN = 0V unless otherwise noted. V_{INCM} is defined as (IN⁺ + IN⁻)/2. V_{OUTCM} is defined as (OUT⁺ + OUT⁻)/2. V_{INDIFF} is defined as (IN⁺ – IN⁻). V_{OUTDIFF} is defined as (OUT⁺ – OUT⁻). See DC test circuit schematic.

DC ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at T_A = 25°C. V⁺ = 5V, GND = 0V, No R_{LOAD}, C_{LOAD} = 6pF. V_{CM} = 1.25V, CLHI = V⁺, PWRADJ = V⁺, SHDN = 0V unless otherwise noted. V_{INCM} is defined as (IN⁺ + IN⁻)/2. V_{OUTCM} is defined as (OUT⁺ + OUT⁻)/2. V_{INDIFF} is defined as (IN⁺ – IN⁻). V_{OUTDIFF} is defined as (OUT⁺ – OUT⁻). See DC test circuit schematic.

DC ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at T_A = 25°C. V⁺ = 5V, GND = 0V, No R_{LOAD}, C_{LOAD} = 6pF. V_{CM} = 1.25V, CLHI = V⁺, PWRADJ = V⁺, SHDN = 0V unless otherwise noted. V_{INCM} is defined as (IN⁺ + IN⁻)/2. V_{OUTCM} is defined as (OUT⁺ + OUT⁻)/2. V_{INDIFF} is defined as (IN⁺ – IN⁻). V_{OUTDIFF} is defined as (OUT⁺ – OUT⁻). See DC test circuit schematic.

AC ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at T_A = 25°C. V⁺ = 5V unless otherwise noted, GND = 0V, R_{LOAD} = 500Ω,C_{LOAD} = 6pF. V_{CM} = 1.25V, CLHI = V⁺, PWRADJ = V_{CC}, SHDN = 0V unless otherwise noted. V_{INCM} is defined as (IN⁺ + IN⁻)/2. V_{OUTCM} is defined as (OUT⁺ + OUT⁻)/2. V_{INDIFF} is defined as (IN⁺ – IN⁻). V_{OUTDIFF} is defined as (OUT⁺ – OUT⁻). See DC test circuit schematic.

AC ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at T_A = 25°C. V⁺ = 5V unless otherwise noted, GND = 0V, R_{LOAD} = 500Ω,C_{LOAD} = 6pF. V_{CM} = 1.25V, CLHI = V⁺, PWRADJ = V_{CC}, SHDN = 0V unless otherwise noted. V_{INCM} is defined as (IN⁺ + IN[–])/2. V_{OUTCM} is defined as (OUT⁺ + OUT⁻)/2. V_{INDIFF} is defined as (IN⁺ – IN⁻). V_{OUTDIFF} is defined as (OUT⁺ – OUT⁻). See DC test circuit schematic.

AC ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at T_A = 25°C. V⁺ = 5V unless otherwise noted, GND = 0V, R_{LOAD} = 500Ω,C_{LOAD} = 6pF. V_{CM} = 1.25V, CLHI = V⁺, PWRADJ = V_{CC}, SHDN = 0V unless otherwise noted. V_{INCM} is defined as (IN⁺ + IN[–])/2. V_{OUTCM} is defined as (OUT⁺ + OUT⁻)/2. V_{INDIFF} is defined as (IN⁺ – IN⁻). V_{OUTDIFF} is defined as (OUT⁺ – OUT⁻). See DC test circuit schematic.

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC6417C/LTC6417I is guaranteed functional over the case temperature operating range of -40° C to 105°C. $\theta_{\text{JC}} = 6.8^{\circ}$ C/W.

Note 3: The LTC6417C is guaranteed to meet specified performance from 0°C to 70°C. It is designed, characterized and expected to meet specified performance from –40°C and 105°C case temperature range but is not tested or QA sampled at these temperatures. The LT6417I is guaranteed to meet specified performance from –40°C to 105°C case temperature range. **Note 4:** This parameter is pulse tested.

7

HD3 at 70MHz vs V_{CM} Over Temperature

–50 $P_{OUT} = 11dBm$ $V^+ = 4.75V$ $V^+ = 5.0V$ $V^+ = 5.25V$ –60 –70 ລອ
ອອ
–
– -80 ⋜ –90 –100 0.85 0.95 1.05 1.15 1.25 1.35 1.45 1.55 1.65

 V_{CM} (V) 6417 G05

HD3 at 70MHz
IF HD3 at 70MHz vs V_{CM} Over V⁺ ws PWRADJ Over **vs PWRADJ Over Temperature** –50 $P_{OUT} = 11dBm$

HD3 at 140MHz vs V_{CM} Over Temperature V_{CM} (V) ag –∾
⊞
⊞ _{–70} 6417 G07 0.85 0.95 1.05 1.15 1.25 1.35 1.45 1.55 1.65 –40 –50 –60 –80 –90 -40° C 25°C $P_{OUT} = 11dBm$ 105°C 85°C

HD3 at 140MHz
IB3 at 140MHz vs V_{CM} Over V⁺ vs PWRADJ Ove **vs PWRADJ Over Temperature**

HD3 at 380MHz vs V_{CM} Over Temperature

HD3 at 380MHz
HD3 at 380MHz vs V_{CM} Over V⁺ vs PWRADJ Ove vs PWRADJ Over Temperature

HD3 at 500MHz
HD3 at 500MHz vs V_{CM} Over V⁺ vs PWRADJ Ove vs PWRADJ Over Temperature

HD3 at 500MHz vs V_{CM} Over Temperature $P_{OUT} = 11$ dBm

OF LINEAR

HD3 at 700MHz vs V_{CM} Over Temperature

Gae
B3
– −60
– −60 –30 –40 –50 –70 –80 $P_{\text{OUT}} = 11 \text{dBm}$ $\qquad \qquad \longrightarrow V^+ = 4.75V$ $V^+ = 5.0V$ $= 5.25V$

HD3 at 700MHz vs V_{CM} Over V⁺ **HD3 at 700MHz**
vs PWRADJ Ove **vs PWRADJ Over Temperature**

OIP3 at 30MHz vs V_{CM} Over Temperature V_{CM} (V) OIP3 (dBm) 6417 G25 0.85 0.95 1.05 1.15 1.25 1.35 1.45 1.55 1.65 55 50 40 45 30 25 35 85°C 105°C 25°C -40° C $P_{OUT} = 5$ dBm/TONE Δ FREQ = 1MHz

 V_{CM} (V)

0.85 0.95 1.05 1.15 1.25 1.35 1.45 1.55 1.65

vs PWRADJ Over Temperature

6417 G23

6417f

10

OIP3 at 100MHz vs V_{CM} Over Temperature

 V_{CM} (V) OIP3 (dBm) 6417 G32 0.85 0.95 1.05 1.15 1.25 1.35 1.45 1.55 1.65 55 50 40 45 30 25 35 $V^+ = 4.75V$ $-\dot{V}^+ = 5.0V$ $--\dot{V}$ = 5.25V $P_{OUT} = 5$ dBm/TONE ∆FREQ = 1MHz

OIP3 at 100MHz
OIP3 at 100MHz vs V_{CM} Over V⁺ vs PWRADJ Over vs PWRADJ Over Temperature

vs PWRADJ Over Temperature

OIP3 at 140MHz
 OIP3 at 140MHz vs V_{CM} Over V⁺ vs PWRADJ Over

OIP3 at 380MHz vs V_{CM} Over Temperature

OIP3 at 500MHz vs V_{CM} Over Temperature

**OIP3 at 380MHz vs V_{CM} Over V⁺ 68 OIP3 at 380MHz
vs PWRADJ Over W⁺ vs V_{CM} Over V⁺**

**OIP3 at 500MHz vs V_{CM} Over V⁺ 01P3 at 500MHz
vs PWRADJ Over 01P3 at 500MHz vs V_{CM} Over V⁺**

vs PWRADJ Over Temperature

vs PWRADJ Over Temperature

OIP3 at 700MHz vs V_{CM} Over Temperature

 V_{CM} (V) OIP3 (dBm) 0.85 1.151.050.95 1.25 1.35 1.45 1.55 1.65 15 45 40 30 35 20 25 $V^+ = 4.75V$ $V^+ = 5.0V$ $-V^+ = 5.25V$ P_{OUT} = 5dBm/TONE
∆FREQ = 1MHz

6417 G50

6417 G53

**OIP3 at 700MHz vs V_{CM} Over V⁺ 0IP3 at 700MHz
vs PWRADJ Over 01 vs PWRADJ Over Temperature**

20 16 18 14 $V^+ = 5.25V$ $V^+ = 5.0V$ $V^+ = 4.75V$

OF LINEAR

SUPPLY VOLTAGE (V)

Supply Current vs Supply Voltage Supply Current vs PWRADJ

14

6417f

NOISE FIGURE (dB)

 \widehat{B}

NOISE FIGURE

Pin Functions

V+ (Pins 1, 6, 11, 16): Positive Power Supply. Typically 5V. Split supplies are possible as long as the voltage between V+ and GND is 4.75V to 5.25V. Bypass capacitors of 680pF and 0.1µF as close to the part as possible should be used between the supplies.

CLHI (Pin 2): High Side Clamp Voltage. The voltage applied to the CLHI pin defines the upper voltage limit of the $OUT⁺$ and $OUT⁻$ pins. This voltage should be set at least 300mV above the upper voltage range of the ADC. On a 5V supply, the CLHI pin will float to a 2.5V default voltage. CLHI has a Thevenin equivalent of approximately 4.8kΩ and can be overdriven by an external voltage. The CLHI pin should be bypassed with a high quality ceramic bypass capacitor of at least 0.01µF.

GND (Pins 3, 7, 10, 17, 20, Exposed Pad Pin 21): Negative Power Supply. Normally tied to ground. All pins and the exposed pad must be tied to the same voltage. GND may be tied to a voltage other than ground as long as the voltage between V+ and GND is 4.75V to 5.25V. If the GND pins are not tied to ground, bypass each with 680pF and 0.1µF capacitors as close to the package as possible. The exposed pad must be soldered to the printed circuit board ground plane for good heat transfer.

NC (Pins 4, 13): No Connection. These pins are not connected internally.

PWRADJ (Pin 5): Power Adjust Voltage. The voltage applied to this pin scales the bias current internal to the LTC6417. The PWRADJ pin will float to a 1.6V default voltage. PWRADJ has a Thevenin equivalent resistance of approximately 14.5k and can be overdriven by an external voltage. The PWRADJ pin should be bypassed with a high quality ceramic bypass capacitor of at least 0.01µF.

IN+, IN– (Pin 8, Pin 9): Non-inverting and inverting input pins of the buffer, respectively. These pins are high impedance, approximately 9.5k. If AC-coupled, these pins will self bias to the voltage applied to the V_{CM} pin.

SHDN (Pin 12): This pin puts the LTC6417 in sleep mode when pulled high. If no voltage is applied to the SHDN pin, it floats down to the same potential as GND.

VOR (Pin 14): Overrange Output. This pin, by default at 3.4V, will be pulled down to GND, when one or both input signals go beyond the minimum or maximum swing set by the CLHI and V_{CM} pins.

V_{CM} (Pin 15): This pin sets the output common mode voltage seen at OUT⁺ and OUT⁻ by driving IN⁺ and IN⁻ through a buffer with a high output resistance of 9.5k. The V_{CM} pin has a Thevenin equivalent resistance of approximately 2.7k and can be overdriven by an external voltage. If no voltage is applied to V_{CM} , it will float to a default voltage of approximately 1.25V on a 5V supply. The V_{CM} pin should be bypassed with a high quality ceramic bypass capacitor of at least 0.01µF.

OUT–, OUT+ (Pin 18, Pin 19): Outputs.

DC Test Circuit Schematic

Block Diagram

LTC6417 Simplified Schematic

Circuit Operation

The LTC6417 is a low noise and low distortion fully differential unity gain ADC driver with a –3dB bandwidth spanning DC to 1.6GHz, a differential input impedance of 18.5kΩ, and a differential output impedance of $3Ω$. The LTC6417 is composed of a fully differential buffer with output common mode voltage control circuitry and high speed voltage-limiting clamps at the output. Lowpass or bandpass filters are easily implemented with just a few external components. The LTC6417 is very flexible in terms of I/O coupling. It can be AC- or DC-coupled at the inputs, the outputs or both. When using the LTC6417 with DC-coupled inputs, best performance is obtained with an input common mode voltage between 1V and 1.5V. For AC-coupled operation, the LTC6417 will take the voltage applied to the V_{CM} pin and use it to bias the inputs so that the output common mode voltage equals V_{CM} , thus no external circuitry is needed. The V_{CM} pin has been designed to directly interface with the V_{CM} pin found on Linear Technology's high speed ADC families.

Input Impedance and Matching

The LTC6417 has a high differential input impedance of 18.5k Ω . The differential inputs may need to be terminated to a lower value impedance, e.g. 50 Ω , in order to provide an impedance match for the source. Figure 1 shows input matching and single-ended to differential conversion using a 1:1 balun, while Figure 2 shows a similar circuit using a 1:4 balun to achieve an additional 6dB of voltage gain. These circuits provide a wideband impedance match. The balun and matching resistors must be placed close to the input pins in order to minimize the rejection due to input mismatch. In Figures 1 and 2, the capacitor centertapping the two input termination resistors improves high frequency common mode rejection. As an alternative to this wideband approach, a narrowband impedance match can be used at the inputs of the LTC6417 for frequency selection and/or noise reduction.

Figure 1. Input Termination for Differential 50Ω Input Impedance Using a 1:1 Balun

Figure 2. Input Termination for Differential 50Ω Input Impedance Using a 1:4 Balun

The noise figure of the LTC6417 application circuit also depends upon the input termination. For example, the input 1:4 balun in Figure 2 improves noise figure by adding 6dB of voltage gain at the inputs. A trade-off between gain and noise is obvious when constant noise figure circle and constant gain circle are plotted within the same input Smith Chart. This technique can be used to determine the optimal source impedance for a given gain and noise requirement.

Output Match and Filter

The LTC6417 provides an output resistance of 1.5 Ω at each output. In most cases, the LTC6417 can be used to drive an ADC without back termination but for testing purposes, Figure 3 shows the LTC6417 driving a differential 50 Ω load impedance using a 1:1 balun. If output matching for the 1:1 balun is desired, resistors of 23.7 Ω should be inserted in series with each LTC6417 output. This is shown in Figure 4 where the LTC6417 is driving a differential 100Ω load impedance.

As mentioned above, the LTC6417 can drive an ADC without external output impedance matching, but improved performance can usually be obtained with the addition of a few components. Figure 5 shows a 6th order bandpass filter with a 148MHz center frequency, –3dB points of 85MHz and 210MHz used for driving the LTC2209 16-bit ADC. In the passband the filter has less than 1 dB ripple. This higher order filter has a sharp roll-off outside its passband, therefore it rejects noise and suppresses distortion components in its stopband. To double the filter center frequency, halve the capacitor and inductor values, and maintain resistor values; this also doubles the filter bandwidth.

Figure 3. LTC6417 with No Back Termination Driving a 50Ω Load Using a 1:1 Balun

Figure 4. Output Termination for Differential 50Ω Load Using a 1:1 Balun

Figure 5. DC1685A Simplified Schematic with Suggested Bandpass Filter for Driving an LTC2209 16-Bit ADC at 140MHz

		INPUT FREQUENCIES					
COMPONENTS	70MHz	140MHz	270MHz	380MHz			
$R12 = R36$	60.4Ω	60.4Ω	60.4Ω	60.4Ω			
$C43 = C44$	56pF	27pF	15pF	12pF			
$E1 = E2$	100nH	51nH	27nH	18nH			
C41	47pF	12pF	12pF	10pF			
$C10 = C40$	13pF	12pF	3.3pF	2.7pF			
E ₅	100 _n H	51nH	27nH	18nH			
$R42 = R43$	300Ω	300Ω	300Ω	300Ω			
R ₅₃	120Ω	120Ω	120Ω	120Ω			
$C45 = C46$	39pF	18pF	10pF	8.2pF			
$E3 = E4$	150 _n H	75 _{nH}	39nH	27nH			

Table 1. Bandpass Filter Component Values for Different Input Frequencies

Output Common Mode Adjustment

For AC-coupled applications, the output common mode voltage is set by the V_{CM} pin. An internal buffer, as shown in Figure 6, couples the voltage on the V_{CM} pin to the inputs via high impedance resistors. Because the input common mode voltage is approximately the same as the output common mode voltage, both are approximately equal to the voltage applied to the V_{CM} pin. For DC-coupled applications, the internal V_{CM} is overdriven by the input signal. The V_{CM} pin has a Thevenin equivalent resistance of 2.7k and can be overdriven by an external voltage. The V_{CM} pin floats to a default voltage of 1.25V on a 5V supply. The output common mode voltage is capable of tracking V_{CM} in a range from 0.29V to 2.25V on a 5.0V supply. The V_{CM} pin can be floated, but it should always be bypassed close to the LTC6417 with a 0.1µF bypass capacitor to GND. When interfacing with A/D converters such as the LTC22xx families, the V_{CM} pin can be connected to the V_{CM} output pin of the ADC, as shown in Figure 5.

Clamping, the CLHI Pin and the V_{CM} Pin

The CLHI pin is used to set the high side clamp voltage of the high speed internal circuitry.

This limits the single-ended maximum and minimum voltage excursion at each of the outputs. This feature is extremely important in applications with input signals having very large peak-to-average ratios such as cellular base station receivers.

Internal circuitry generates a symmetric low side clamp voltage with respect to the common mode voltage V_{CM} (Figures 7 and 8). The LTC6417 clamp control circuitry features two additional mechanisms. First, internally imposed maximum swing of 2.5V and minimum swing of 0.2V ensure that the transistors do not go into deep saturation. This ensures a quick recovery after the clamps are released. Second, if CLHI voltage is less than V_{CM} , internal CLLO starts to track CLHI. This limits output swing and protects output transistors. Since the clamp response is on the order of 5ns to clamp and 1ns to release, clamp circuit becomes less effective at frequencies beyond 160MHz.

Figure 6. LTC6417 Internal Topology Showing the Common Mode Buffer Biasing the Inputs

Figure 7. Internal Circuitry Generating Symmetric Clamp Voltages with Respect to V_{CM}

Figure 8. Symmetric High- and Low-Side Clamp Voltages with Respect to V_{CM}

If a very large signal arrives at the LTC6417, the voltages applied to the CLHI and V_{CM} pins will determine the maximum and minimum output swing. Once the input signal returns to the normal operating range, the LTC6417 returns to linear operation within 2ns. For DC-coupled operation, the common mode of the input signals might be different than the voltage on the V_{CM} pin. The minimum swing will still be set by the voltages applied to the V_{CM} and CLHI pins.

CLHI is a high impedance input. It has an input impedance of 4.8k. On a 5V supply, CLHI self-biases to 2.5V. To limit the signal swing to a subsequent stage's power supply, e.g. an ADC such as the LTC2165, simply connect CLHI to the positive supply pin of the LTC2165. The CLHI pin should be bypassed with a 0.1µF capacitor as close to the LTC6417 as possible.

The $V_{\overline{OR}}$ Pin

The V_{OR}, overrange pin signals an overrange condition when one or both inputs exceed the minimum or maximum signal swing limits set by the CLHI and V_{CM} pins.

The LTC6417 V_{OR} pin can be used by a control system to limit the input power dynamically. This is very useful in applications where the overload response of the complete system would be too slow.

Figure 9. LTC6417 Internal Topology Showing V_{OR} Pin with Pull-Down Resistor and Clamp

The $V_{\overline{OR}}$ pin, as shown in Figure 9, is internally connected to a current source sourcing 2mA, plus an internal 20k resistor pull-down to GND. An internal clamp limits the maximum output to 3.4V. As soon as one of the inputs goes beyond the limits, and therefore engages one of the clamps, the output current, hence, the $V_{\overline{OR}}$ voltage goes to zero. The dynamic response of the $V_{\overline{OR}}$ pin can be adjusted with an external resistor and an optional external capacitor. For a high speed operation, add a 50 Ω resistor from $V_{\overline{OR}}$ to GND, resulting in a high speed signal with 100mV swing.

The PWRADJ Pin

The voltage applied to the PWRADJ pin scales the supply current and performance of the LTC6417. This is useful for reducing power consumption in applications where linearity of the LTC6417 exceeds the linearity of the other components in the system; hence LTC6417's linearity can be derated without effecting system performance. PWRADJ is a high impedance input. It has an input impedance of 14.5k. On a 5V supply, PWRADJ self-biases to 1.6V. For full power, simply connect PWRADJ to the positive supply V+. For minimum power, short the PWRADJ pin to GND. The PWRADJ pin should be bypassed with a 0.1µF capacitor as close to the LTC6417 as possible. LTC6417 performance vs PWRADJ can be found in the graphs.

The SHDN Pin

When pulled high, the SHDN pin puts the LTC6417 in sleep mode, significantly reducing supply current. SHDN is a high impedance input. It has an input impedance of 10.5kΩ. If the SHDN pin is not driven with an external voltage, it floats down to the same potential as GND, keeping the LTC6417 enabled. The SHDN pin should be bypassed with a 0.1µF capacitor as close to the LTC6417 as possible.

In sleep mode, the input and output stages are turned off, but the input and output clamps are kept alive to protect the part against overvoltage.

The supply current in sleep mode is only 24mA, instead of the typical 125mA. But should the clamps turn on, the current drawn from the supply can be as high as 180mA.

This can be avoided by following a few precautions when putting the LTC6417 in sleep mode:

- Do not force the outputs below the inputs, this will turn the output stages on.
- Either float CLHI or tie it to V_{CC} . This will allow a wider signal range at the inputs before the clamps are activated.
- Maintain the inputs below CLHI or 2.5V whichever is lower, otherwise the input clamps will be activated.
- Do not short V_{CM} or the outputs to GND, in either case the output clamps will turn on. Current drawn from the supply can be as high as 180mA.
- Float the outputs if possible. The outputs will be pulled down by internal resistors to V_{CM} .

Heeding these precautions will protect the LTC6417 as well any part it is driving, while maintaining a low current consumption in sleep mode.

Noise and Noise Figure

The LTC6417's differential input referred voltage and current noise densities are 1.5nV/√Hz and 4.3pA/√Hz, respectively.

Before presenting a noise model, the circuit with the transformer in Figure 10 will be simplified. In Figure 11, the circuit is redrawn with the source impedance reflected to the secondary side of the transformer. The source impedance is multiplied by the impedance ratio m of the transformer. In Figure 12, noise sources associated with the amplifier and resistors have been added. Based on this noise model of the LTC6417, the total output noise power excluding the noise contribution of the source is:

$$
e_{no}^2 = e_{ni}^2 + (i_{ni} \cdot R_{EQ})^2 + i_{R_T}^2 \cdot R_{EQ}^2
$$

= $e_{ni}^2 + (i_{ni} \cdot R_{EQ})^2 + \frac{4kT}{R_T} \cdot R_{EQ}^2$

where R_{EQ} = m R_{S} || R_{T} is the equivalent impedance seen at the input of the LTC6417. The output noise power due to the noise of source resistance is given by:

$$
e_{no(mR_S)}^2 = i^2_{mR_S} \cdot R_{EQ}^2
$$

$$
= \frac{4kT}{mR_S} \cdot R_{EQ}^2
$$

Noise figure (NF) is calculated from the ratio of these noise powers:

$$
NF = 10 \log \left(1 + \frac{e_{no}^2}{e_{no(mR_S)}^2} \right)
$$

Figure 10. LTC6417 with a Transformer

Figure 11. Source Resistance Referred to the Secondary

Figure 12. LTC6417 Simplified Noise Model

In most cases the termination resistor will be matched to the source resistance, e.g. $R_T = mR_S$. For the LTC6417 with a wide-band terminated transformer, a plot of output and input noise density and NF versus termination resistor is shown in Figure 13. To get the best noise performance in the system, use the LTC6417 matched to a transformer with high impedance ratio. Although the output noise density will be higher, noise figure will improve because of the additional gain realized in the transformer. An impedance ratio greater than 8 is not recommended, as the increased termination resistance with the LTC6417 input capacitance will limit signal bandwidth. Consult Table 2 for a quick estimate of the LTC6417's output noise density and NF for different transformer impedance ratios. Measured NF numbers will be higher as the simple noise model does not take the insertion loss in the transformer into account.

Table 2. Output Noise Density and NF of the LTC4617 with a Wide-Band Terminated Transformer, $R_S = 50\Omega$

TRANSFORMER IMPEDANCE RATIO _m	TERMINATION RESISTOR RT (Ω)	GAIN (V/V)	OUTPUT NOISE DENSITY e _{no} (nV/\sqrt{Hz})	ΝF (dB)
	50	1.0	1.57	11.2
	100	1.4	1.64	8.9
	200	2.0	1.80	7.0
	400	2.8	2.14	5.9

Figure 13. LTC4617 Output and Input Noise Density and NF vs Termination Resistance

Interfacing the LTC6417 to A/D Converters

The LTC6417 has been specially designed to interface directly with high speed A/D converters. It is possible to drive the ADC directly from the LTC6417. In practice, however, better performance may be obtained by adding a few external components at the output of the LTC6417. Figure 5 shows the LTC6417 driving an LTC2209 16-bit ADC. The differential outputs of the LTC6417 are bandpass filtered, then drive the differential inputs of the LTC2209. In many applications, a filter like this is desirable to limit the wideband noise of the amplifier. This is especially true in high performance 16-bit designs. The minimum recommended network between the LTC6417 and the ADC is simply two 10 Ω series resistors, which are used to help eliminate resonances associated with the stray capacitance of PCB traces and the stray inductance of the internal bond wires at the ADC input pins and the driver output pins.

Single-Ended Signals

The LTC6417 has not been designed to convert singleended signals to differential signals. A single-ended input signal can be converted to a differential signal via a balun connected to the inputs of the LTC6417. Figure 5 shows the LTC6417 driven by a 1:4 transformer which provides 6dB of voltage gain while also performing a single-ended to differential conversion.

Power Supply Considerations

For best linearity, the LTC6417 should have a positive supply of V^+ = 5V. For ESD protection, the LTC6417 has an internal edge-triggered supply voltage clamp. The timing mechanism of the clamp enables the LTC6417's protection circuit during ESD events. This internal clamp can also be activated by voltage overshoot and rapid slew rate on the positive supply V⁺ pin. The LTC6417 should not be hot-plugged into a powered socket because there is a risk of activating this internal ESD clamp circuit. Bypass capacitors of 680pF and 0.1µF should be connected to the V+ pin, as close as possible to the LTC6417.

Interfacing the LTC6417 with Active Mixers for Ultrawide IF Bandwidth

6417f The LTC6417 is an excellent interface amplifier for use with active downconverting mixers like the LTC5567. By using

the LTC6417 as a post-amplifier for the LTC5567, it is possible to achieve IF bandwidths in excess of 500MHz, while adding bandpass filtering. A key to achieving this extremely wide IF bandwidth is the use of pre-emphasis inductors in series with the LTC6417 inputs to compensate for the inherent rolloff caused by the LTC6417 input capacitance interacting with the interface impedance. In the example seen in Figure 14, a value of 33nH for each pre-emphasis inductor gives excellent wideband performance. Figure 15 shows performance for various values of L. For $L = 33$ nH, overall conversion gain remains within 1dB from 90MHz to 590MHz, resulting in 500MHz of IF bandwidth.

Test Circuits

Due to the fully differential design of the LTC6417 and its usefulness in applications both with and without ADCs, two test circuits have been used to generate the information in this data sheet. Test circuit A is DC1660B, a two-port demonstration circuit for the LTC6417. The board layout and the schematic are shown in Figures 16 and 17. These circuits include a 1:4 input balun and a 1:1 output balun for single-ended-to-differential conversion, allowing direct analysis using a 2-port network analyzer. Including the input and output baluns, the –3dB bandwidth is approximately 600MHz. A 1:4 input balun before the LTC6417 inputs provides 6dB of voltage gain, but results in better noise figure performance compared to a 1:1 input balun. Noise figure measurements for both input baluns can be found in the graphs.

Test circuit B is DC1685A. It consists of an LTC6417 driving an LTC2209 16-bit 153.6Msps ADC. It is intended for use in conjunction with DC890B (computer interface board) and proprietary Linear Technology evaluation software to evaluate the performance of both parts together. Both the DC1685A board layout and the schematic can be seen Figures 18 and 19.

Figure 14

Figure 16. Demo Board DC1660B Layout

Figure 18. Demo Board DC1685A Layout

Figure 19. Demo Board DC1685A Schematic (Test Circuit B) $\frac{\alpha}{\alpha}$ \approx

Applications Information

LTC6417

29

Package Description

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

UDC Package

ON THE TOP AND BOTTOM OF PACKAGE

Typical Application

DC1685A Simplified Schematic with Suggested Output Termination for Driving an LTC2209 16-Bit ADC at 140MHz

Related Parts

ООО "ЛайфЭлектроникс" "LifeElectronics" LLC

ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 30101810900000000703 БИК 044030703

 Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

 Мы предлагаем:

- *Конкурентоспособные цены и скидки постоянным клиентам.*
- *Специальные условия для постоянных клиентов.*
- *Подбор аналогов.*
- *Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.*
- *Приемлемые сроки поставки, возможна ускоренная поставка.*
- *Доставку товара в любую точку России и стран СНГ.*
- *Комплексную поставку.*
- *Работу по проектам и поставку образцов.*
- *Формирование склада под заказчика.*
- *Сертификаты соответствия на поставляемую продукцию (по желанию клиента).*
- *Тестирование поставляемой продукции.*
- *Поставку компонентов, требующих военную и космическую приемку.*
- *Входной контроль качества.*
- *Наличие сертификата ISO.*

 В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- *Регистрацию проекта у производителя компонентов.*
- *Техническую поддержку проекта.*
- *Защиту от снятия компонента с производства.*
- *Оценку стоимости проекта по компонентам.*
- *Изготовление тестовой платы монтаж и пусконаладочные работы.*

 Tел: +7 (812) 336 43 04 (многоканальный) Email: org@lifeelectronics.ru

www[.lifeelectronics.ru](http://lifeelectronics.ru/)