


# NLSF1174

## Hex D Flip-Flop with Common Clock and Reset

This device consists of six D flip-flops with common Clock and Reset inputs. Each flip-flop is loaded with a low-to-high transition of the Clock input. Reset is asynchronous and active low. All inputs/outputs are standard CMOS compatible.

### Features

- Output Drive Compatibility: 10 LSTTL Loads
- Outputs Directly Interface to CMOS
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0  $\mu$ A
- MSL Level 1
- Chip Complexity: 162 FET
- Pb-Free Package is Available\*



Center pad on bottom may be connected to  $V_{CC}$  of device.  
This pad must be isolated or connected to  $V_{CC}$ .

Figure 1. PIN ASSIGNMENT (Top View)




ON Semiconductor®

<http://onsemi.com>



QFN-16  
MN SUFFIX  
CASE 485G

### MARKING DIAGRAM



NLSF1174 = Device Code  
A = Assembly Location  
L = Wafer Lot  
Y = Year  
W = Work Week  
■ = Pb-Free Package

(Note: Microdot may be in either location)

### FUNCTION TABLE

| Inputs |       |   | Output    |
|--------|-------|---|-----------|
| Reset  | Clock | D | Q         |
| L      | X     | X | L         |
| H      |       | H | H         |
| H      |       | L | L         |
| H      | L     | X | No Change |
| H      |       | X | No Change |

### ORDERING INFORMATION

| Device        | Package             | Shipping <sup>†</sup> |
|---------------|---------------------|-----------------------|
| NLSF1174MNR2  | QFN-16              | 3000 / Tape & Reel    |
| NLSF1174MNR2G | QFN-16<br>(Pb-Free) | 3000 / Tape & Reel    |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## NLSF1174




Figure 2. LOGIC DIAGRAM

### DESIGN/VALUE TABLE

| Design Criteria                 | Value | Unit    |
|---------------------------------|-------|---------|
| Internal Gate Count*            | 40.5  | ea      |
| Internal Gate Propagation Delay | 1.5   | ns      |
| Internal Gate Power Dissipation | 5.0   | $\mu$ W |
| Speed Power Product             | .0075 | pJ      |

\*Equivalent to a two-input NAND gate.

### MAXIMUM RATINGS

| Parameter                                                                                                  | Symbol        | Value                    | Unit           |
|------------------------------------------------------------------------------------------------------------|---------------|--------------------------|----------------|
| DC Supply Voltage (Referenced to GND)                                                                      | $V_{CC}$      | - 0.5 to + 7.0           | V              |
| DC Input Voltage (Referenced to GND)                                                                       | $V_{IN}$      | - 1.5 to $V_{CC} + 1.5$  | V              |
| DC Output Voltage (Referenced to GND) (Note 1)                                                             | $V_{OUT}$     | - 0.5 to $V_{CC} + 0.5$  | V              |
| DC Input Current, per Pin                                                                                  | $I_{IN}$      | $\pm 20$                 | mA             |
| DC Output Current, per Pin                                                                                 | $I_{OUT}$     | $\pm 25$                 | mA             |
| DC Supply Current, $V_{CC}$ and GND Pins                                                                   | $I_{CC}$      | $\pm 50$                 | mA             |
| Storage Temperature Range                                                                                  | $T_{STG}$     | - 65 to + 150            | $^{\circ}$ C   |
| Lead Temperature, 1 mm from Case for 10 Seconds PDIP, SOIC, TSSOP                                          | $T_L$         | 260                      | $^{\circ}$ C   |
| Junction Temperature Under Bias                                                                            | $T_J$         | + 150                    | $^{\circ}$ C   |
| Thermal Resistance QFN                                                                                     | $\theta_{JA}$ | 80                       | $^{\circ}$ C/W |
| Power Dissipation in Still Air at 85 $^{\circ}$ C QFN                                                      | $P_D$         | 800                      | mW             |
| Moisture Sensitivity                                                                                       | MSL           | Level 1                  |                |
| Flammability Rating Oxygen Index: 30 to 35                                                                 | $F_R$         | UL 94 V-0 @ 0.125 in     |                |
| ESD Withstand Voltage Human Body Model (Note 2)<br>Machine Model (Note 3)<br>Charged Device Model (Note 4) | $V_{ESD}$     | > 2000<br>> 100<br>> 500 | V              |
| Latchup Performance Above $V_{CC}$ and Below GND at 85 $^{\circ}$ C (Note 5)                               | $I_{LATCHUP}$ | $\pm 300$                | mA             |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1.  $I_O$  absolute maximum rating must be observed.
2. Tested to EIA/JESD22-A114-A.
3. Tested to EIA/JESD22-A115-A.
4. Tested to JESD22-C101-A.
5. Tested to EIA/JESD78.
6. For high frequency or heavy load considerations, see the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

## RECOMMENDED OPERATING CONDITIONS

| Parameter                                                                     | Symbol            | Min         | Max                | Unit |
|-------------------------------------------------------------------------------|-------------------|-------------|--------------------|------|
| DC Supply Voltage (Referenced to GND)                                         | $V_{CC}$          | 2.0         | 6.0                | V    |
| DC Input Voltage, Output Voltage (Referenced to GND) (Note 7)                 | $V_{IN}, V_{OUT}$ | 0           | $V_{CC}$           | V    |
| Operating Temperature, All Package Types                                      | $T_A$             | -55         | +125               | °C   |
| Input Rise and Fall Time (Figure 4)                                           | $t_r, t_f$        | 0<br>0<br>0 | 1000<br>500<br>400 | ns   |
| $V_{CC} = 2.0\text{ V}$<br>$V_{CC} = 4.5\text{ V}$<br>$V_{CC} = 6.0\text{ V}$ |                   |             |                    |      |

7. Unused inputs may not be left open. All inputs must be tied to a high- or low-logic input voltage level.

## DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| Parameter                                      | Test Conditions                                                                                   | Symbol   | $V_{CC}$<br>V     | Guaranteed Limit   |                    |                    | Unit |
|------------------------------------------------|---------------------------------------------------------------------------------------------------|----------|-------------------|--------------------|--------------------|--------------------|------|
|                                                |                                                                                                   |          |                   | -55°C to 25°C      | ≤85°C              | ≤125°C             |      |
| Minimum High-Level Input Voltage               | $V_{OUT} = 0.1\text{ V}$ or $V_{CC} - 0.1\text{ V}$<br>$ I_{OUT}  \leq 20\text{ }\mu\text{A}$     | $V_{IH}$ | 2.0<br>4.5<br>6.0 | 1.5<br>3.15<br>4.2 | 1.5<br>3.15<br>4.2 | 1.5<br>3.15<br>4.2 | V    |
| Maximum Low-Level Input Voltage                | $V_{OUT} = 0.1\text{ V}$ or $V_{CC} - 0.1\text{ V}$<br>$ I_{OUT}  \leq 20\text{ }\mu\text{A}$     | $V_{IL}$ | 2.0<br>4.5<br>6.0 | 0.5<br>1.35<br>1.8 | 0.5<br>1.35<br>1.8 | 0.5<br>1.35<br>1.8 | V    |
| Minimum High-Level Output Voltage              | $V_{IN} = V_{IH}$ or $V_{IL}$<br>$ I_{OUT}  \leq 20\text{ }\mu\text{A}$                           | $V_{OH}$ | 2.0<br>4.5<br>6.0 | 1.9<br>4.4<br>5.9  | 1.9<br>4.4<br>5.9  | 1.9<br>4.4<br>5.9  | V    |
|                                                | $V_{IN} = V_{IH}$ or $V_{IL}$<br>$ I_{OUT}  \leq 4.0\text{ mA}$<br>$ I_{OUT}  \leq 5.2\text{ mA}$ |          | 4.5<br>6.0        | 3.98<br>5.48       | 3.84<br>5.34       | 3.7<br>5.2         |      |
| Maximum Low-Level Output Voltage               | $V_{IN} = V_{IH}$ or $V_{IL}$<br>$ I_{OUT}  \leq 20\text{ }\mu\text{A}$                           | $V_{OL}$ | 2.0<br>4.5<br>6.0 | 0.1<br>0.1<br>0.1  | 0.1<br>0.1<br>0.1  | 0.1<br>0.1<br>0.1  | V    |
|                                                | $V_{IN} = V_{IH}$ or $V_{IL}$<br>$ I_{OUT}  \leq 4.0\text{ mA}$<br>$ I_{OUT}  \leq 5.2\text{ mA}$ |          | 4.5<br>6.0        | 0.26<br>0.26       | 0.33<br>0.33       | 0.4<br>0.4         |      |
| Maximum Input Leakage Current                  | $V_{IN} = V_{CC}$ or GND                                                                          | $I_{IN}$ | 6.0               | ±0.1               | ±1.0               | ±1.0               | μA   |
| Maximum Quiescent Supply Current (per Package) | $V_{IN} = V_{CC}$ or GND<br>$I_{OUT} = 0\text{ }\mu\text{A}$                                      | $I_{CC}$ | 6.0               | 4.0                | 40                 | 160                | μA   |

8. Information on typical parametric values, along with high frequency or heavy load considerations, can be found in the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

AC ELECTRICAL CHARACTERISTICS ( $C_L = 50\text{ pF}$ , Input  $t_r = t_f = 6.0\text{ ns}$ )

| Parameter                                                       | Symbol                               | V <sub>CC</sub><br>V                    | Guaranteed Limit |                 |                 | Unit |
|-----------------------------------------------------------------|--------------------------------------|-----------------------------------------|------------------|-----------------|-----------------|------|
|                                                                 |                                      |                                         | − 55°C to 25°C   | ≤ 85°C          | ≤ 125°C         |      |
| Maximum Clock Frequency (50% Duty Cycle)<br>(Figures 4 and 7)   | f <sub>max</sub>                     | 2.0<br>4.5<br>6.0                       | 6.0<br>30<br>35  | 4.8<br>24<br>28 | 4.0<br>20<br>24 | MHz  |
| Maximum Propagation Delay, Clock to Q<br>(Figures 5 and 7)      | t <sub>PLH</sub><br>t <sub>PHL</sub> | 2.0<br>4.5<br>6.0                       | 110<br>22<br>19  | 140<br>28<br>24 | 165<br>33<br>28 | ns   |
| Maximum Propagation Delay, Reset to Q<br>(Figures 2 and 7)      | t <sub>PLH</sub><br>t <sub>PHL</sub> | 2.0<br>4.5<br>6.0                       | 110<br>21<br>19  | 140<br>28<br>24 | 160<br>32<br>27 | ns   |
| Maximum Output Transition Time, Any Output<br>(Figures 4 and 7) | t <sub>TLH</sub><br>t <sub>THL</sub> | 2.0<br>4.5<br>6.0                       | 75<br>15<br>13   | 95<br>19<br>16  | 110<br>22<br>19 | ns   |
| Maximum Input Capacitance                                       | C <sub>in</sub>                      |                                         | 10               | 10              | 10              | pF   |
| Power Dissipation Capacitance, per Enabled Output (Note 10)     | C <sub>PD</sub>                      | Typical @ 25°C, V <sub>CC</sub> = 5.0 V |                  |                 |                 | pF   |
|                                                                 |                                      | 62                                      |                  |                 |                 |      |

9. For propagation delays with loads other than 50 pF, and information on typical parametric values, see the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

10. Used to determine the no-load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ . For load considerations, see the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

# NLSF1174

## TIMING REQUIREMENTS ( $C_L = 50$ pF, Input $t_r = t_f = 6.0$ ns)

| Parameter                                         | Figure | Symbol                          | V <sub>CC</sub><br>V | Guaranteed Limit  |                    |                   |                    |                   |                    | Unit |
|---------------------------------------------------|--------|---------------------------------|----------------------|-------------------|--------------------|-------------------|--------------------|-------------------|--------------------|------|
|                                                   |        |                                 |                      | −55°C to 25°C     |                    | ≤85°C             |                    | ≤125°C            |                    |      |
|                                                   |        |                                 |                      | Min               | Max                | Min               | Max                | Min               | Max                |      |
| Minimum Setup Time, Data to Clock                 | 6      | t <sub>su</sub>                 | 2.0<br>4.5<br>6.0    | 50<br>10<br>9.0   |                    | 65<br>13<br>11    |                    | 75<br>15<br>13    |                    | ns   |
| Minimum Hold Time, Clock to Data                  | 6      | t <sub>h</sub>                  | 2.0<br>4.5<br>6.0    | 5.0<br>5.0<br>5.0 |                    | 5.0<br>5.0<br>5.0 |                    | 5.0<br>5.0<br>5.0 |                    | ns   |
| Minimum Recovery Time,<br>Reset Inactive to Clock | 5      | t <sub>rec</sub>                | 2.0<br>4.5<br>6.0    | 5.0<br>5.0<br>5.0 |                    | 5.0<br>5.0<br>5.0 |                    | 5.0<br>5.0<br>5.0 |                    | ns   |
| Minimum Pulse Width, Clock                        | 4      | t <sub>w</sub>                  | 2.0<br>4.5<br>6.0    | 75<br>15<br>13    |                    | 95<br>19<br>16    |                    | 110<br>22<br>19   |                    | ns   |
| Minimum Pulse Width, Reset                        | 5      | t <sub>w</sub>                  | 2.0<br>4.5<br>6.0    | 75<br>15<br>13    |                    | 95<br>19<br>16    |                    | 110<br>22<br>19   |                    | ns   |
| Maximum Input Rise and Fall Times                 | 4      | t <sub>r</sub> , t <sub>f</sub> | 2.0<br>4.5<br>6.0    |                   | 1000<br>500<br>400 |                   | 1000<br>500<br>400 |                   | 1000<br>500<br>400 | ns   |




Figure 3. Expanded Logic Diagram




Figure 4. Switching Waveform




Figure 5. Switching Waveform





Figure 6. Switching Waveform



\*Includes all probe and jig capacitance

Figure 7. Test Circuit

# PIN1/PRODUCT ORIENTATION CARRIER TAPE




Figure 8.



Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

Мы предлагаем:

- Конкурентоспособные цены и скидки постоянным клиентам.
- Специальные условия для постоянных клиентов.
- Подбор аналогов.
- Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.
- Приемлемые сроки поставки, возможна ускоренная поставка.
- Доставку товара в любую точку России и стран СНГ.
- Комплексную поставку.
- Работу по проектам и поставку образцов.
- Формирование склада под заказчика.
- Сертификаты соответствия на поставляемую продукцию (по желанию клиента).
- Тестирование поставляемой продукции.
- Поставку компонентов, требующих военную и космическую приемку.
- Входной контроль качества.
- Наличие сертификата ISO.

В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- Регистрацию проекта у производителя компонентов.
- Техническую поддержку проекта.
- Защиту от снятия компонента с производства.
- Оценку стоимости проекта по компонентам.
- Изготовление тестовой платы монтаж и пусконаладочные работы.



Тел: +7 (812) 336 43 04 (многоканальный)

Email: [org@lifeelectronics.ru](mailto:org@lifeelectronics.ru)

[www.lifeelectronics.ru](http://www.lifeelectronics.ru)